| Electronic Components Datasheet Search |
|
MM58242 Datasheet(PDF) 4 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
MM58242 Datasheet(HTML) 4 Page - National Semiconductor (TI) |
|
4 / 6 page ![]() Functional Description This product is specifically designed to drive multiplexed or non-multiplexed high voltage alphanumeric or dot matrix vacuum fluorescent (VF) displays Character generation is done externally in the microprocessor with a serial data path to the display driver The MM58242 uses three signals DATA IN CLOCK and ENABLE where ENABLE acts as an external load signal Display blanking can be achieved by means of the BLANKING CONTROL input and a logic ‘1’ will turn off all sections of the display A block diagram of the MM58242 is shown in Figure 1 Figure 2 shows the pinout of the MM58242 device where output 1 (pin 12) is equivalent to bit 1 (ie the first bit of data to be loaded into the shift register following ENABLE high) A logic ‘1’ at the input will turn on the corresponding display digitsegmentdot output A significant reduction in discrete board components can be achieved by use of the MM58242 because external pull- down resistors are not required Due to the nature of the output stage both its on and off impedance values vary as a function of the display voltage applied However Figures 3a and 3b show that this output impedance will remain con- stant for a fixed value of display voltage Figure 4 demonstrates the critical timing requirements be- tween CLOCK and DATA IN for the MM58242 To clear (reset) the display driver at ‘‘power on’’ or any time the following flushing routine may be used With the enable signal high clock in 20 zeroes Drive the enable signal low and the display will be blank It is recommended to clear the driver at power on In Figure 5 the ENABLE signal acts as an envelope and only while this signal is at a logic ‘1’ does the circuit accept CLOCK input signals Data is transferred and shifted in the internal shift register on the rising clock edge ie ‘0’ – ‘1’ transition When the ENABLE signal goes low the contents of the shift registers are latched and the display will show new data During data transfer the display will show old data DATA OUT is also provided on the MM58242 being output on the falling edge At any time the display may be blanked under processor control using the BLANKING CONTROL input Figure 6 shows a schematic diagram of a microprocessor- based system where the MM58242 is used to provide the grid drive for a 40-digit 2 line 5 c 7 multiplexed vacuum fluorescent (VF) display The anode drive in this example is provided by another member of the high voltage display driver family namely the MM58248 which does not require an externally generated load signal TLF7924 – 3 FIGURE 3a Output Impedance Off TLF7924 – 4 FIGURE 3b Output Impedance On 4 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |