| Electronic Components Datasheet Search |
|
USB7002 Datasheet(PDF) 46 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB7002 Datasheet(HTML) 46 Page - Microchip Technology |
|
46 / 56 page ![]() USB7002 DS00002670D-page 46 2018-2019 Microchip Technology Inc. 9.6.8 SPI/SQI MASTER TIMING This section specifies the SPI/SQI master timing requirements for the device. FIGURE 9-5: SPI/SQI MASTER TIMING TABLE 9-7: SPI/SQI MASTER TIMING (30 MHZ OPERATION) Symbol Description Min Typ Max Units tfc Clock frequency 30 MHz tceh Chip enable (SPI_CE_N) high time 100 ns tclq Clock to input data 13 ns tdh Input data hold time 0 ns tos Output setup time 5 ns toh Output hold time 5 ns tov Clock to output valid 4 ns tcel Chip enable (SPI_CE_N) low to first clock 12 ns tceh Last clock to chip enable (SPI_CE_N) high 12 ns TABLE 9-8: SPI/SQI MASTER TIMING (60 MHZ OPERATION) Symbol Description Min Typ Max Units tfc Clock frequency 60 MHz tceh Chip enable (SPI_CE_N) high time 50 ns tclq Clock to input data 9 ns tdh Input data hold time 0 ns tos Output setup time 5 ns toh Output hold time 5 ns tov Clock to output valid 4 ns tcel Chip enable (SPI_CE_N) low to first clock 12 ns tceh Last clock to chip enable (SPI_CE_N) high 12 ns SPI_CLK SPI_D[3:0] (in) SPI_D[3:0] (out) SPI_CE_N tcel tfc Output data valid tclq tceh tdh toh tos tov toh Output data valid Input data valid tceh |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |