Electronic Components Datasheet Search
  English  ▼

X  

SAMV71Q21 Datasheet(PDF) 6 Page - Microchip Technology

Part # SAMV71Q21
Description  SAM E70/S70/V70/V71 Family Silicon Errata and Data Sheet Clarification
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SAMV71Q21 Datasheet(HTML) 6 Page - Microchip Technology

Back Button SAMV71Q21 Datasheet HTML 2Page - Microchip Technology SAMV71Q21 Datasheet HTML 3Page - Microchip Technology SAMV71Q21 Datasheet HTML 4Page - Microchip Technology SAMV71Q21 Datasheet HTML 5Page - Microchip Technology SAMV71Q21 Datasheet HTML 6Page - Microchip Technology SAMV71Q21 Datasheet HTML 7Page - Microchip Technology SAMV71Q21 Datasheet HTML 8Page - Microchip Technology SAMV71Q21 Datasheet HTML 9Page - Microchip Technology SAMV71Q21 Datasheet HTML 10Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 41 page
background image
1.
Silicon Issue Summary
Table 1-1. Silicon Issue Summary
Module
Item and Feature
Summary
Affected Silicon
Revisions
A
B
AFEC
2.1 Write Protection
The AFEC_CSELR register is not write-
protected.
X
X
AFEC
2.2 Performance
The AFEC is sensitive to noise. Too
much noise may lead to reduced AFEC
performance, especially INL, DNL and
SNR.
X
X
AFEC
2.3 AOFF bit
Changing the AOFF bit in the
AFEC_COCR register during
conversions is not safe.
X
X
ARM Cortex-
M7
3.1 ARM® Cortex®-M7
All issues related to the ARM r0p1 (for
MRLA) and r1p1 (and MRLB) cores are
described on the ARM site.
X
X
Boundary
Scan Mode
4.1 Internal Regulator
The internal regulator is OFF in
Boundary Scan mode.
X
Device
5.1 AHB Peripheral
(AHBP) Port Frequency
Ratio
Peripheral accesses done through the
AHBP with a Core/Bus ratio of 1/3 and
1/4 may lead to unpredictable results.
X
X
Device
5.2 AHB Slave (AHBS)
Port Latency Access
DMA accesses done through the AHBS
to the TCM with a Core/Bus ratio of 1/2,
1/3, and 1/4 may lead to latency due to
one Wait state added to the access from
the bus to AHBS.
X
XDMAC
6.1 TCM Accesses
If TCM accesses are generated through
the AHBS port of the core, only 32-bit
accesses are supported.
X
X
XDMAC
6.2 Byte and Half-Word
Accesses
If XDMAC is used to transfer 8-bit or 16-
bit data in Fixed Source Address mode
or Fixed Destination Address mode,
source and destination addresses are
incremented by 8-bit or 16-bit.
X
X
XDMAC
6.3 Request Overflow
Error
When a DMA memory-to-memory
transfer is performed, if the hardware
request line selected by the field PERID
bit in the XDMAC_CCx register toggles
when the copy is enabled, the ROIS bit
in the XDMAC_CISx register is set
incorrectly.
X
X
SAM E70/S70/V70/V71 Family
Silicon Issue Summary
© 2018 Microchip Technology Inc.
Datasheet Errata
DS80000767C-page 6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com