Electronic Components Datasheet Search
  English  ▼

X  

AS7C331MNTD18A Datasheet(PDF) 9 Page - Alliance Semiconductor Corporation

Part # AS7C331MNTD18A
Description  3.3V 1M x 18 Pipelined SRAM with NTD
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS7C331MNTD18A Datasheet(HTML) 9 Page - Alliance Semiconductor Corporation

Back Button AS7C331MNTD18A Datasheet HTML 5Page - Alliance Semiconductor Corporation AS7C331MNTD18A Datasheet HTML 6Page - Alliance Semiconductor Corporation AS7C331MNTD18A Datasheet HTML 7Page - Alliance Semiconductor Corporation AS7C331MNTD18A Datasheet HTML 8Page - Alliance Semiconductor Corporation AS7C331MNTD18A Datasheet HTML 9Page - Alliance Semiconductor Corporation AS7C331MNTD18A Datasheet HTML 10Page - Alliance Semiconductor Corporation AS7C331MNTD18A Datasheet HTML 11Page - Alliance Semiconductor Corporation AS7C331MNTD18A Datasheet HTML 12Page - Alliance Semiconductor Corporation AS7C331MNTD18A Datasheet HTML 13Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 18 page
background image
®
AS7C331MNTD18A
12/24/04, v 2.7
Alliance Semiconductor
P. 9 of 18
Timing characteristics over operating range
Snooze Mode Electrical Characteristics
Parameter
Sym
-166
-133
Unit
Notes1
1 See “Notes” on page 15
Min
Max
Min
Max
Clock frequency
FMAX
–166–133
MHz
Cycle time
tCYC
6–
7.5
ns
Clock access time
tCD
–3.4–3.8
ns
Output enable low to data valid
tOE
–3.4–3.8
ns
Clock high to output low Z
tLZC
0
0
ns
2, 3, 4
Data output invalid from clock high
tOH
1.5–1.5
ns
2
Output enable low to output low Z
tLZOE
0
0
ns
2, 3, 4
Output enable high to output high Z
tHZOE
–3.4–3.8
ns
2, 3, 4
Clock high to output high Z
tHZC
–3.4–3.8
ns
2, 3, 4
Output enable high to invalid output
tOHOE
0–
0–
ns
Clock high pulse width
tCH
2.4–2.4
ns
5
Clock low pulse width
tCL
2.3–2.4
ns
5
Address and Control setup to clock high
tAS
1.5–1.5
ns
6
Data setup to clock high
tDS
1.5–1.5
ns
6
Write setup to clock high
tWS
1.5
1.5
ns
6, 7
Chip select setup to clock high
tCSS
1.5
1.5
ns
6, 8
Address hold from clock high
tAH
0.5–0.5
ns
6
Data hold from clock high
tDH
0.5–0.5
ns
6
Write hold from clock high
tWH
0.5
0.5
ns
6, 7
Chip select hold from clock high
tCSH
0.5
0.5
ns
6, 8
Clock enable setup to clock high
tCENS
1.5–1.5
ns
6
Clock enable hold from clock high
tCENH
0.5–0.5
ns
6
ADV setup to clock high
tADVS
1.5–1.5
ns
6
ADV hold from clock high
tADVH
0.5–0.5
ns
6
Description
Conditions
Symbol
Min
Max
Units
Current during Snooze Mode
ZZ > VIH
ISB2
50
mA
ZZ active to input ignored
tPDS
2cycle
ZZ inactive to input sampled
tPUS
2cycle
ZZ active to SNOOZE current
tZZI
2cycle
ZZ inactive to exit SNOOZE current
tRZZI
0cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com