Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS42553 Datasheet(PDF) 8 Page - Advanced Micro Devices

Part # DS42553
Description  Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

DS42553 Datasheet(HTML) 8 Page - Advanced Micro Devices

Back Button DS42553 Datasheet HTML 4Page - Advanced Micro Devices DS42553 Datasheet HTML 5Page - Advanced Micro Devices DS42553 Datasheet HTML 6Page - Advanced Micro Devices DS42553 Datasheet HTML 7Page - Advanced Micro Devices DS42553 Datasheet HTML 8Page - Advanced Micro Devices DS42553 Datasheet HTML 9Page - Advanced Micro Devices DS42553 Datasheet HTML 10Page - Advanced Micro Devices DS42553 Datasheet HTML 11Page - Advanced Micro Devices DS42553 Datasheet HTML 12Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 58 page
background image
8
DS42553
PIN DESCRIPTION
A0–A17
= 18 Address Inputs (Common)
A-1, A18–A20 = 4 Address Inputs (Flash)
SA
= Highest Order Address Pin (SRAM)
Byte mode
DQ0–DQ15
= 16 Data Inputs/Outputs (Common)
CE#f
= Chip Enable (Flash)
CE#s
= Chip Enable (SRAM)
OE#
= Output Enable (Common)
WE#
= Write Enable (Common)
RY/BY#
= Ready/Busy Output
UB#s
= Upper Byte Control (SRAM)
LB#s
= Lower Byte Control (SRAM)
CIOf
= I/O Configuration (Flash)
CIOf = VIH = Word mode (x16),
CIOf = VIL = Byte mode (x8)
CIOs
= I/O Configuration (SRAM)
CIOs = VIH = Word mode (x16),
CIOs = VIL = Byte mode (x8)
RESET#
= Hardware Reset Pin, Active Low
WP#/ACC
= Hardware Write Protect/
Acceleration Pin (Flash)
VCCf
= Flash 3.0 volt-only single power sup-
ply (see Product Selector Guide for
speed options and voltage supply
tolerances)
VCCs
= SRAM Power Supply
VSS
= Device Ground (Common)
NC
= Pin Not Connected Internally
LOGIC SYMBOL
ORDERING INFORMATION
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. T he r egis ter is a l a tch us ed to s t ore th e
commands, along with the address and data informa-
tion needed to execute the command. The contents of
the register serve as inputs to the internal state ma-
chine. The state machine outputs dictate the function
of the device. Tables 1 through 3 lists the device bus
operations, the inputs and control levels they require,
and the resulting output. The following subsections de-
scribe each of these operations in further detail.
18
16 or 8
DQ0–DQ15
A0–A17
CE#f
OE#
WE#
RESET#
UB#s
RY/BY#
WP#/ACC
SA
A-1, A18–A20
LB#s
CIOf
CIOs
CE1#s
CE2s
Valid Combination
Order Number
Package Marking
DS42553
DS42553



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com