Electronic Components Datasheet Search
  English  ▼

X  

MCP3302-I/ST Datasheet(PDF) 24 Page - Microchip Technology

Part # MCP3302-I/ST
Description  13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3302-I/ST Datasheet(HTML) 24 Page - Microchip Technology

Back Button MCP3302-I/ST Datasheet HTML 20Page - Microchip Technology MCP3302-I/ST Datasheet HTML 21Page - Microchip Technology MCP3302-I/ST Datasheet HTML 22Page - Microchip Technology MCP3302-I/ST Datasheet HTML 23Page - Microchip Technology MCP3302-I/ST Datasheet HTML 24Page - Microchip Technology MCP3302-I/ST Datasheet HTML 25Page - Microchip Technology MCP3302-I/ST Datasheet HTML 26Page - Microchip Technology MCP3302-I/ST Datasheet HTML 27Page - Microchip Technology MCP3302-I/ST Datasheet HTML 28Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 40 page
background image
MCP3302/04
DS21697B-page 24
 2002 Microchip Technology Inc.
FIGURE 7-2:
Communication with MCP3302/04 (MSB first Format).
FIGURE 7-3:
Communication with MCP3302/04 (LSB first Format).
CS
CLK
DIN
DOUT
D1
D2
D0
HI-Z
Don’t Care
Null
Bit
B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 *
HI-Z
TACQ
TCONV
SGL/
DIFF
Start
TSAMPLE
TCSH
TSAMPLE
D2
SGL/
DIFF
Start
* After completing the data transfer, if further clocks are applied with CS low, the A/D Converter will output LSB
first data, followed by zeros indefinitely. See Figure 7-3 below.
** TDATA: during this time, the bias current and the comparator power down while the reference input becomes
a high impedance node, leaving the CLK running to clock out the LSB-first data or zeros.
† When operating in single ended mode, the sign bit will always be transmitted as a ‘0’.
TDATA **
TSUCS
SB†
Null
Bit
B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11
CS
CLK
DOUT
HI-Z
HI-Z
(MSB)
TCONV
TDATA **
Power Down
TACQ
Start
SGL/
DIFF
DIN
TSAMPLE
TCSH
D0
D1
D2
* After completing the data transfer, if further clocks are applied with CS low, the A/D Converter will output zeros
indefinitely.
** TDATA: During this time, the bias circuit and the comparator power down while the reference input becomes
a high impedance node, leaving the CLK running to clock out LSB first data or zeroes.
† When operating in single ended mode, the sign bit will always be transmitted as a ‘0’.
TSUCS
Don’t Care
SB†
SB*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com