MCP47FVB21 datasheet(18/92 Pages) MICROCHIP

18 / 92 page

MCP47FVBXX

DS20005405A-page 18

 2015 Microchip Technology Inc.

1.2

I2C Mode Timing Waveforms and Requirements

FIGURE 1-2:

Power-on and Brown-out Reset Waveforms.

FIGURE 1-3:

I2C™ Power-Down Command Timing.

TABLE 1-2:

RESET TIMING

Timing Characteristics

Standard Operating Conditions (unless otherwise specified)

Operating Temperature

–40°C

 TA  +125°C (Extended)

All parameters apply across the specified operating ranges unless noted.

VDD = +1.8V to 5.5V, VSS = 0V, RL = 5 k from VOUT to GND, CL = 100 pF.

Typical specifications represent values for VDD = 5.5V, TA = +25°C.

Parameters

Sym.

Min.

Typ.

Max. Units

Conditions

Power-on Reset

Delay

tPORD

—

µs

Monitor ACK bit response to ensure device responds to

command.

Brown-out Reset

Delay

tBORD

—45

—

µs

VDD transitions from VDD(MIN)  > VPOR

VOUT driven to VOUT disabled

Power-Down Output

Disable Time Delay

TPDD

—

10.5

—

µs

PDxB:PDxA = ‘11’, ‘10’, or ‘01’ -> “00” started from fall-

ing edge of the SCL at the end of the 8th clock cycle.

Volatile DAC register = FFh, VOUT =10mV. VOUT not

connected.

Power-Down Output

Enable Time Delay

TPDE

—

µs

PDxB:PDxA = “00”

 ‘11’, ‘10’, or ‘01’ started from

falling edge of the SCL at the end of the 8th clock cycle.

VOUT = VOUT - 10 mV. VOUT not connected.

VDD

SDA

tPORD

tBORD

VOUT

SCL

VIH

VPOR (VBOR)

VOUT at High Z

I2C™ Interface is operational

SDA

SCL

ACK

Stop

Start

ACK

VOUT

tPDE

tPDD

MCP47FVB21 Datasheet(PDF) 18 Page - Microchip Technology

MCP47FVB21 Datasheet(HTML) 18 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL