2 / 3 page
2
MAY-24-2001
N-Channel Logic Level Enhancement
Mode Field Effect Transistor
P70N02LS
TO-263 (D
2PAK)
NIKO-SEM
On-State Drain Current
1
ID(ON)
VDS = 10V, VGS = 10V
70
A
VGS = 10V, ID = 30A
7
9
Drain-Source On-State
Resistance
1
RDS(ON)
VGS = 7V, ID = 24A
8
10
m
Ω
Forward Transconductance
1
gfs
VDS = 15V, ID = 30A
16
S
DYNAMIC
Input Capacitance
Ciss
2700
Output Capacitance
Coss
500
Reverse Transfer Capacitance
Crss
VGS = 0V, VDS = 15V, f = 1MHz
200
pF
Total Gate Charge
2
Qg
25
Gate-Source Charge
2
Qgs
7
Gate-Drain Charge
2
Qgd
VDS = 0.5V(BR)DSS, VGS = 10V,
ID = 35A
11
nC
Turn-On Delay Time
2
td(on)
7
Rise Time
2
tr
VDS = 15V, RL = 1Ω
7
Turn-Off Delay Time
2
td(off)
ID
≅ 30A, V
GS = 10V, RGS = 2.5Ω
24
Fall Time
2
tf
6
nS
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (TC = 25 °C)
Continuous Current
IS
70
Pulsed Current
3
ISM
170
A
Forward Voltage
1
VSD
IF = IS, VGS = 0V
1.3
V
Reverse Recovery Time
trr
37
nS
Peak Reverse Recovery Current
IRM(REC)
IF = IS, dlF/dt = 100A /
µS
200
A
Reverse Recovery Charge
Qrr
0.043
µC
1Pulse test : Pulse Width
≤ 300 µsec, Duty Cycle ≤ 2％.
2Independent of operating temperature.
3Pulse width limited by maximum junction temperature.
REMARK: THE PRODUCT MARKED WITH “P70N02LS”, DATE CODE or LOT #
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
