ZPSD301 datasheet(15/85 Pages) STMICROELECTRONICS

15 / 85 page

PSD3XX Family

Multiplexed Address/Data

Non-Multiplexed Address/Data

8-bit Data Bus

I/O or low-order address

Port A

lines or Low-order multiplexed

D0–D7 data bus byte

address/data byte

Port B

I/O and/or CS0–CS7

AD0/A0–AD7/A7

Low-order multiplexed

address/data byte

Low-order address bus byte

AD8/A8–AD15/A15

High-order address

High-order address bus byte

bus byte

16-bit Data Bus

I/O or low-order address

Port A

lines or low-order multiplexed

Low-order data bus byte

address/data byte

Port B

I/O and/or CS0–CS7

High-order data bus byte

AD0/A0–AD7/A7

Low-order multiplexed

address/data byte

Low-order address bus byte

AD8/A8–AD15/A15

High-order multiplexed

address/data byte

High-order address bus byte

8.0

Operating

Modes (MCU

Configurations)

(cont.)

Table 3. Bus and Port Configuration Options

9.0

Programmable

Address

Decoder (PAD)

The PSD3XX contains two programmable arrays, referred to as PAD A and PAD B

(Figure 4). PAD A is used to generate chip select signals derived from the input address to

the internal EPROM blocks, SRAM, I/O ports, and Track Mode signals.

PAD B outputs to Ports B and C for off-chip usage. PAD B can also be used to extend the

decoding to select external devices or as a random logic replacement.

PAD A and PAD B receive the same inputs. The PAD logic is configured by PSDsoft

based on the designer’s input. The PAD’s non-volatile configuration is stored in a

re-programmable CMOS EPROM. Windowed packages are available for erasure by the

user. See Table 4 for a list of PAD A and PAD B functions.

ZPSD301 Datasheet(PDF) 15 Page - STMicroelectronics

ZPSD301 Datasheet(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL