PLL650-09SC datasheet(2/5 Pages) PLL

Electronic Components Datasheet Search

PLL650-09SC Datasheet(PDF) 2 Page - PhaseLink Corporation

2 / 5 page

PLL650-09

Low Cost Network LAN Clock

PIN DESCRIPTIONS

Name

Number

Type

Description

XIN

25MHz fundamental crystal input (20pF CL parallel resonant). CL have been

integrated into the chip. No external CL capacitor is required.

XOUT

Crystal output connection pin.

50MHz

5,7,8,9

50MHz outputs.

N/C

No connection.

VDD

4,10,15,16

3.3V power supply.

GND

3,6,11,12,13

Ground.

47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991

Rev 09/19/02 Page 2

Does ALLDATASHEET help your business so far? [ DONATE ]
About Alldatasheet \| Advertisement \| Contact us \| Privacy Policy \| Link to Datasheet \| Link Exchange \| Manufacturer List All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

Does ALLDATASHEET help your business so far? [ DONATE ]

Family Site : ic2ic.com | icmetro.com