ICS601-25 datasheet(4/5 Pages) ICST

4 / 5 page

LOW PHASE NOISE 1 TO 5 CLOCK MULTIPLIER

MDS 601-25 C

Revision 071505

In te gr ated Circuit Systems ● 525 Ra ce Street, San Jose, CA 9512 6 ● tel (4 08) 297-1 201 ● www.icst.com

ICS601-25

DC Electrical Characteristics (continued)

AC Electrical Characteristics

VDD = 3.3V ±10%, Ambient Temperature -40 to +85° C

Note 1: Measured with 15 pF load

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Input High Voltage

VIH

2VDD

Input Low Voltage

VIL

0.8

Output High Voltage, CMOS

level

VOH

IOH = -4 mA

VDD-0.4

Output High Voltage

VOH

IOL = -12 mA

2.4

Output Low Voltage

VOL

IOL = 12 mA

0.4

Operating Supply Current

IDD

No load, 125 MHz

Short Circuit Current

IOS

Each output

± 40

± 60

Input Capacitance

Select pins

Output Impedance

ZOUT

Ω

On Chip Pull-up Resistor

RPU

S2, S1, S0, PD

pins

510

Ω

On Chip Pull-down Resistor

RPD

S3 pin

240

Ω

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Input Frequency

MHz

Output Frequency

At 3.3V

156

MHz

Output Rise Time

tOR

0.8 to 2.0 V, Note 1

1.5

Output Fall Time

tOF

0.8 to 2.0 V, Note 1

1.5

Output Clock Duty Cycle

At VDD/2, Note 1

Maximum Absolute jitter, short

term, 125 MHz

Note 1

±50

±75

Maximum jitter, one sigma, 125

MHz (x5)

Note 1

Phase Noise, relative to carrier,

125 MHz (x5)

100 Hz offset

-90

-95

dBc/Hz

Phase Noise, relative to carrier,

125 MHz (x5)

1 kHz

-115

-120

dBc/Hz

Phase Noise, relative to carrier,

125 MHz (x5)

10 kHz offset

-118

-123

dBc/Hz

Phase Noise, relative to carrier,

125 MHz (x5)

100 kHz offset

-115

-120

dBc/Hz

Output to Output Skew

25M in, 125M out,

Note 1

250

ICS601-25 Datasheet(PDF) 4 Page - Integrated Circuit Systems

ICS601-25 Datasheet(HTML) 4 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5

Datasheet Download

Link URL