| Electronic Components Datasheet Search |
|
ICS16857C Datasheet(PDF) 5 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS16857C Datasheet(HTML) 5 Page - Integrated Circuit Systems |
|
5 / 8 page ![]() 5 ICSSSTV16857C 0002F—10/25/02 Switching Characteristics (over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1) MIN TYP MAX fmax 200 MHz tPD CLK, CLK# Q 1.7 2.1 2.5 ns tphl RESET# Q 3.5 ns SYMBOL VDD = 2.5V ±0.2V UNITS From (Input) To (Output) Timing Requirements 1 (over recommended operating free-air temperature range, unless otherwise noted) MIN MAX fclock Clock frequency 200 MHz tPD Clock to output time 1.7 2.5 ns tRST Reset to output time 3.5 ns tSL Output slew rate 1 4 V/ns Setup time, fast slew rate 2 & 4 0.4 ns Setup time, slow slew rate 3 & 4 0.5 ns Hold time, fast slew rate 2 & 4 0.4 ns Hold time, slow slew rate 3 & 4 0.5 ns Notes: 1 - Guaranteed by design, not 100% tested in production. 2 - For data signal input slew rate ≥ 1V/ns. 3 - For data signal input slew rate ≥ 0.5V/ns and < 1V/ns. 4 - CLK, CLK# signals input slew rates are ≥ 1V/ns. UNITS Th VDDQ = 2.5±0.2V tS Data before CLK ↑ , CLK#↓ Data after CLK ↑ , CLK#↓ SYMBOL PARAMETERS |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |