| Electronic Components Datasheet Search |
|
ICS16859 Datasheet(PDF) 5 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS16859 Datasheet(HTML) 5 Page - Integrated Circuit Systems |
|
5 / 8 page ![]() 5 ICSSSTV16859 0003G—05/21/02 Switching Characteristics (over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1) MIN TYP MAX fmax 200 MHz CLK, CLK# (TSSOP) Q 1.7 2.3 2.7 ns CLK, CLK# (VFQFN[MLF2]) Q 1.6 2.1 2.6 ns tphl RESET# Q 5 ns SYMBOL VDD = 2.5V ±0.2V UNITS From (Input) To (Output) tPD Timing Requirements 1 (over recommended operating free-air temperature range, unless otherwise noted) MIN MAX fclock Clock frequency 200 MHz TSSOP 1.7 2.7 ns VFQFN (MLF2) 1.6 2.6 ns tRST Reset to output time 5 ns tSL Output slew rate 1 4 V/ns Setup time, fast slew rate 2 & 4 0.60 ns Setup time, slow slew rate 3 & 4 0.80 ns Hold time, fast slew rate 2 & 4 0.40 ns Hold time, slow slew rate 3 & 4 0.50 ns 1 - Guaranteed by design, not 100% tested in production. 2 - For data signal input slew rate of ≥ 1V/ns. 4 - CLK, CLK# signals input slew rate of ≥ 1V/ns. SYMBOL tS Th Notes: tPD 3 - For data signal input slew rate of ≥ 0.5V/ns and < 1V/ns. VDDQ = 2.5V ± 0.2V UNITS PARAMETERS Data before CLK ↑ , CLK#↓ Data after CLK ↑ , CLK#↓ Clock to output time |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |