Electronic Components Datasheet Search
  English  ▼

X  

AT90USB646 Datasheet(PDF) 299 Page - ATMEL Corporation

Part # AT90USB646
Description  Microcontroller with 64/128K Bytes of ISP Flash and USB Controller
PDF  434 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90USB646 Datasheet(HTML) 299 Page - ATMEL Corporation

Back Button AT90USB646 Datasheet HTML 295Page - ATMEL Corporation AT90USB646 Datasheet HTML 296Page - ATMEL Corporation AT90USB646 Datasheet HTML 297Page - ATMEL Corporation AT90USB646 Datasheet HTML 298Page - ATMEL Corporation AT90USB646 Datasheet HTML 299Page - ATMEL Corporation AT90USB646 Datasheet HTML 300Page - ATMEL Corporation AT90USB646 Datasheet HTML 301Page - ATMEL Corporation AT90USB646 Datasheet HTML 302Page - ATMEL Corporation AT90USB646 Datasheet HTML 303Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 299 / 434 page
background image
299
7593A–AVR–02/06
AT90USB64/128
Each time the current bank is full, the RXIN and the FIFOCON bits are set. This triggers an inter-
rupt if the RXINE bit is set. The firmware can acknowledge the USB interrupt by clearing the
RXIN bit. The Firmware read the data and clear the FIFOCON bit in order to free the current
bank. If the IN Pipe is composed of multiple banks, clearing the FIFOCON bit will switch to the
next bank. The RXIN and FIFOCON bits are then updated by hardware in accordance with the
status of the new bank.
23.14.1
CRC Error (isochronous only)
A CRC error can occur during IN stage if the USB controller detects a bad received packet. In
this situation, the STALLEDI/CRCERRI interrupt is triggered. This does not prevent the RXINI
interrupt from being triggered.
23.15 Interrupt system
IN
DATA
(to bank 0)
ACK
RXIN
FIFOCON
HW
IN
DATA
(to bank 0)
ACK
HW
SW
SW
SW
Example with 1 IN data bank
read data from CPU
BANK 0
IN
DATA
(to bank 0)
ACK
RXIN
FIFOCON
HW
IN
DATA
(to bank 1)
ACK
SW
SW
Example with 2 IN data banks
read data from CPU
BANK 0
HW
SW
read data from CPU
BANK 0
read data from CPU
BANK 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com