Electronic Components Datasheet Search
  English  ▼

X  

MPC8343ECVRADDB Datasheet(PDF) 66 Page - NXP Semiconductors

Part # MPC8343ECVRADDB
Description  MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8343ECVRADDB Datasheet(HTML) 66 Page - NXP Semiconductors

Back Button MPC8343ECVRADDB Datasheet HTML 62Page - NXP Semiconductors MPC8343ECVRADDB Datasheet HTML 63Page - NXP Semiconductors MPC8343ECVRADDB Datasheet HTML 64Page - NXP Semiconductors MPC8343ECVRADDB Datasheet HTML 65Page - NXP Semiconductors MPC8343ECVRADDB Datasheet HTML 66Page - NXP Semiconductors MPC8343ECVRADDB Datasheet HTML 67Page - NXP Semiconductors MPC8343ECVRADDB Datasheet HTML 68Page - NXP Semiconductors MPC8343ECVRADDB Datasheet HTML 69Page - NXP Semiconductors MPC8343ECVRADDB Datasheet HTML 70Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 80 page
background image
MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 11
66
Freescale Semiconductor
Clocking
19.3
Suggested PLL Configurations
Table 58 shows suggested PLL configurations for 33 and 66 MHz input clocks, when CFG_CLKIN_DIV
is low at reset.
00
0010
02:1
2
01
0010
02:1
4
10
0010
02:1
8
11
0010
02:1
8
00
0010
1
2.5:1
2
01
0010
1
2.5:1
4
10
0010
1
2.5:1
8
11
0010
1
2.5:1
8
00
0011
03:1
2
01
0011
03:1
4
10
0011
03:1
8
11
0011
03:1
8
1 Core VCO frequency = core frequency
× VCO divider. The VCO divider must be set properly so that the core VCO frequency
is in the range of 800–1800 MHz.
Table 58. Suggested PLL Configurations
Ref
No.1
RCWL
266 MHz Device
333 MHz Device
400 MHz Device
SPMF
CORE
PLL
Input
Clock
Freq
(MHz)2
CSB
Freq
(MHz)
Core
Freq
(MHz)
Input
Clock
Freq
(MHz)2
CSB
Freq
(MHz)
Core
Freq
(MHz)
Input
Clock
Freq
(MHz)2
CSB
Freq
(MHz)
Core
Freq
(MHz)
33 MHz CLKIN/PCI_CLK Options
343
0011
1000011
33
100
150
33
100
150
33
100
150
324
0011
0100100
33
100
200
33
100
200
33
100
200
423
0100
0100011
33
133
200
33
133
200
33
133
200
622
0110
0100010
33
200
200
33
200
200
33
200
200
523
0101
0100011
33
166
250
33
166
250
33
166
250
424
0100
0100100
33
133
266
33
133
266
33
133
266
822
1000
0100010
33
266
266
33
266
266
33
266
266
Table 57. e300 Core PLL Configuration (continued)
RCWL[COREPLL]
core_clk : csb_clk Ratio
VCO Divider1
0–1
2–5
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com