Electronic Components Datasheet Search
  English  ▼

X  

MAX11168 Datasheet(PDF) 21 Page - Maxim Integrated Products

Part # MAX11168
Description  16-Bit, 500ksps, 짹5V SAR ADC with Internal Reference in 關MAX
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX11168 Datasheet(HTML) 21 Page - Maxim Integrated Products

Back Button MAX11168 Datasheet HTML 17Page - Maxim Integrated Products MAX11168 Datasheet HTML 18Page - Maxim Integrated Products MAX11168 Datasheet HTML 19Page - Maxim Integrated Products MAX11168 Datasheet HTML 20Page - Maxim Integrated Products MAX11168 Datasheet HTML 21Page - Maxim Integrated Products MAX11168 Datasheet HTML 22Page - Maxim Integrated Products MAX11168 Datasheet HTML 23Page - Maxim Integrated Products MAX11168 Datasheet HTML 24Page - Maxim Integrated Products MAX11168 Datasheet HTML 25Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 27 page
background image
CS Mode 4-Wire, With Busy Indicator
The 4-wire CS mode with busy indicator is shown in Figure
11 where a single ADC is connected to an SPI-compatible
digital host with interrupt input. The corresponding timing
is given in Figure 12. This mode is ideally suited for single
ADC applications where the CNVST pin may be used for
low-jitter sampling while the SDI pin is used for data read-
back.
With SDI high, a rising edge on CNVST completes the
acquisition, initiates the conversion and forces SDO to high
impedance. This mode requires CNVST to be held high
during the conversion and data readback phases. Note
that if CNVST and SDI are low, SDO is driven low. During
the conversion, the SDI pin can be used as a select line
for other devices on the board, but must be returned low
before the minimum conversion time and held low until the
busy signal is generated.
When the conversion is complete SDO transitions from
high impedance to a low logic level signaling to the digital
host through the interrupt input that data readback can
commence. The MAX11168 then enters the acquisition
phase. The data bits are clocked out, MSB first, by subse-
quent SCLK falling edges. SDO returns to high impedance
after the 17th SCLK falling edge or when CNVST goes
high and is then pulled to OVDD through the external
pullup resistor.
Figure 11. CS Mode 4-Wire with Busy Indicator Connection Diagram
Figure 12. CS Mode 4-Wire with Busy Indicator Serial Interface Timing
SDO
SDI
SCLK
CLK
DATA IN
DIGITAL HOST
CNVST
CONVERT
10kΩ
OVDD
IRQ
CS1
MAX11168
SCLK
SDO
1
2
3
15
16
17
CNVST
tCONV
CONVERSION
ACQUISITION
ACQUISITION
D15
D14
D1
D0
tSCLK
tSCLKL
tSCLKH
tDIS
tDSDO
tSSDICNV
tHSDICNV
SDI
tACQ
BUSY BIT
tCNVPW
tHSCKCNV
tSSCKCNV
tCYC
MAX11168
16-Bit, 500ksps, ±5V SAR ADC with
Internal Reference in µMAX
www.maximintegrated.com
Maxim Integrated │ 21



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com