| Electronic Components Datasheet Search |
|
STM32L011D4P7 Datasheet(PDF) 70 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L011D4P7 Datasheet(HTML) 70 Page - STMicroelectronics |
|
70 / 119 page ![]() Electrical characteristics STM32L011x3/4 70/119 DocID027973 Rev 5 6.3.9 Memory characteristics RAM memory fPLL_OUT PLL output clock 2 - 32 MHz tLOCK PLL input = 16 MHz PLL VCO = 96 MHz - 115 160 µs Jitter Cycle-to-cycle jitter - ±600 ps IDDA(PLL) Current consumption on VDDA - 220 450 µA IDD(PLL) Current consumption on VDD - 120 150 1. Guaranteed by characterization results, not tested in production. 2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by fPLL_OUT. Table 41. PLL characteristics (continued) Symbol Parameter Value Unit Min Typ Max(1) Table 42. RAM and hardware registers Symbol Parameter Conditions Min Typ Max Unit VRM Data retention mode(1) 1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode). STOP mode (or RESET) 1.65 - - V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |