| Electronic Components Datasheet Search |
|
STM8L151X6 Datasheet(PDF) 40 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8L151X6 Datasheet(HTML) 40 Page - STMicroelectronics |
|
40 / 147 page ![]() Pin description STM8L151x6/8 STM8L152x6/8 40/147 DS6948 Rev 11 Note: Slope control of all GPIO pins can be programmed except true open drain pins and by default is limited to 2 MHz. System configuration options As shown in Table 5: High-density and medium+ density STM8L15x pin description, some alternate functions can be remapped on different I/O ports by programming one of the two remapping registers described in the “Routing interface (RI) and system configuration controller” section in the STM8L05xxx, STM8L15xxx and STM8L16xxx reference manual (RM0031). 48 - - - VSS4 S - - - - - - - IOs ground voltage 47 - - - VDD4 S - - - - - - - IOs supply voltage 1. At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output push-pull, not as output open-drain nor as a general purpose input. Refer to Section Configuring NRST/PA1 pin as general purpose output in the STM8L15xxx and STM8L16xxx reference manual (RM0031). 2. [ ] Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function). 3. Available on STM8L152x6/8 devices only. 4. Even if this I/O is not available on the device pin, it is considered as active and must be configured to input pull up or output mode by software to avoid spurious behavior and increased consumption. 5. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release. 6. In the 5 V tolerant I/Os, the protection diode to VDD is not implemented. 7. In the open-drain output column, ‘T’ defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to VDD are not implemented). 8. Available on STM8L152xx devices only. On STM8L151xx devices it is reserved and must be tied to VDD. 9. The PA0 pin is in input pull-up during the reset phase and after reset release. 10. High Sink LED driver capability available on PA0. Table 5. High-density and medium+ density STM8L15x pin description (continued) Pin number Pin name Input Output Default alternate function |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |