MAX32680 datasheet(21/56 Pages) MAXIM

21 / 56 page

Electrical Characteristics—16-/24-Bit Δ-Σ ADC with PGA (continued)

(AVDD = +3.3V, REFP - REFN = AVDD, TA = TMIN to TMAX, unless otherwise noted. TA = +25°C for typical specifications, unless

otherwise noted. Limits are 100% production tested at TA = +25°C. Limits over the operating temperature range are guaranteed by

design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

PGA Settling Time

After changing gain settings to Gain = 1,

CFILTER = 0

0.25

After changing gain settings to Gain = 1,

CFILTER = 100nF

After changing gain settings to Gain =

128, CFILTER = 0

Input Multiplexer Power-

Up Time

Settled to 21 bits with 10pF load

µs

Input Multiplexer

Channel-to-Channel

Settling Time

Settled to 21 bits with 2kΩ external

source resistor

µs

VBIAS Power-Up Time

Active generator; settled within 1% of

final value; CLOAD = 1µF

125K passive generator; settled within

1% of final value; CLOAD = 1µF

575

20K passive generator; settled within 1%

of final value; CLOAD = 1µF

VBIAS Settling Time

Active generator; settled within 1% of

final value; CLOAD = 1µF

125K passive generator; settled within

1% of final value; CLOAD = 1µF

605

20K passive generator; settled within 1%

of final value; CLOAD = 1µF

100

Matched Current Source

Startup Time

110

µs

Matched Current Source

Settling Time

12.5

µs

MAX32680

Ultra-Low-Power Arm Cortex-M4F with Precision

Analog Front-End

and Bluetooth LE 5.2

www.maximintegrated.com

Maxim Integrated | 21

MAX32680 Datasheet(PDF) 21 Page - Maxim Integrated Products

MAX32680 Datasheet(HTML) 21 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL