Electronic Components Datasheet Search
  English  ▼

X  

STWLC68 Datasheet(PDF) 16 Page - STMicroelectronics

Part # STWLC68
Description  Qi-compliant inductive wireless power receiver for 5W applications
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STWLC68 Datasheet(HTML) 16 Page - STMicroelectronics

Back Button STWLC68 Datasheet HTML 12Page - STMicroelectronics STWLC68 Datasheet HTML 13Page - STMicroelectronics STWLC68 Datasheet HTML 14Page - STMicroelectronics STWLC68 Datasheet HTML 15Page - STMicroelectronics STWLC68 Datasheet HTML 16Page - STMicroelectronics STWLC68 Datasheet HTML 17Page - STMicroelectronics STWLC68 Datasheet HTML 18Page - STMicroelectronics STWLC68 Datasheet HTML 19Page - STMicroelectronics STWLC68 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 32 page
background image
Figure 9. Interface protocol
Writing to a single register
Writing to a single register begins with a START condition followed by device address 0xC2 (7-bit device address
plus R/W bit cleared), two bytes of the register pointer and data byte to be written in the destination register. Each
transmitted byte is acknowledged by the STWLC68 through an ACK pulse (Figure 10)
Figure 10. Writing to a single register
Writing to multiple registers (page write)
The STWLC68 supports writing to multiple registers with auto-incremental addressing. When data is written into
a register, the register pointer is automatically incremented, therfore transferring data to a set of subsequent
registers (also know as page write) is a straightforward operation.
Figure 11. Writing to multiple registers
Reading from a single register
Reading from a single register begins with a START condition followed by device address byte 0xC2 (7-bit device
address plus R/W bit cleared) and two bytes of register pointer, then a re-START condition is generated and the
device address 0xC3 (7-bit device address plus R/W bit asserted) is sent, followed by data reading. As shown in
Figure 12, an ACK pulse is generated by the STWLC68 at the end of each byte, but not for data bytes retrieved
from the register. A STOP condition is finally generated to terminate the operation.
STWLC68
I2C interface
DS13131 - Rev 3
page 16/32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com