USB7006TSLASHKDX datasheet(7/56 Pages) MICROCHIP

7 / 56 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00003715B-page 7

USB7006

FIGURE 2-1:

USB7006 INTERNAL BLOCK DIAGRAM - UPSTREAM TYPE-B APPLICATION

Note:

All port numbering in this document is LOGICAL port numbering with the device in the default configuration.

LOGICAL port numbering is the numbering as communicated to the USB host. It is the end result after any

port number remapping or port disabling. The PHYSICAL port number is the port number with respect to

the physical PHY on the chip. PHYSICAL port numbering is fixed and the settings are not impacted by

LOGICAL port renumbering/remapping. Certain port settings are made with respect to LOGICAL port num-

bering, and other port settings are made with respect to PHYSICAL port numbering. Refer to the “Config-

uration of USB70xx Family” application note for details on the LOGICAL vs. PHYSICAL mapping and

additional configuration details.

Hub Controller Logic

25 Mhz

USB3 USB2

USB7006

+3.3 V

VCORE

PHY2 PHY2

PHY3 PHY3

PHY4 PHY4

Hub Feature Controller

GPIO

I2C

OTP

SPI

Mux

PHY5 PHY5

PHY1 PHY1

PHY6

PHY0

I2S

HFC

PHY

USB7006T/KDX Datasheet(PDF) 7 Page - Microchip Technology