| Electronic Components Datasheet Search |
|
LMK6C Datasheet(PDF) 8 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LMK6C Datasheet(HTML) 8 Page - Texas Instruments |
|
8 / 42 page ![]() over the parameters listed in the Recommended Operating Conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT PN-Floor Output Phase Noise Floor (fOFFSET > 10 MHz) Fout = 156.25 MHz –158 dBc/Hz LVDS Output Characteristics Fout Output Frequency 1 400 MHz VOD Output Voltage Swing (VOH – VOL) Under LVDS Load condition 250 350 450 mV VOD,DIFF Differential Output peak-peak swing 2x|VOD| V VOS Output Common-Mode Voltage VDD = 2.5 V/3.3 V 1.025 1.2 1.375 V VOS Output Common-Mode Voltage VDD = 1.8 V 0.80 0.9 1.0 V tR/tF Output Rise/Fall Time 20% to 80% of VOD,DIFF 150 250 ps ODC Output Duty Cycle 45 50 55 % PN-Floor Output Phase Noise Floor (fOFFSET > 10 MHz) Fout = 156.25 MHz –158 dBc/Hz LVCMOS Output Characteristics Fout Output Frequency 1 200 MHz VOL Output Low Voltage IOL = 3.6 mA, VDD = 1.8 V 0.36 V VOL Output Low Voltage IOL = 5.0 mA, VDD = 2.5 V 0.5 V IOL = 6.6 mA, VDD = 3.3 V 0.66 V VOH Output High Voltage IOH = 3.6 mA, VDD = 1.8 V 1.44 V VOH Output High Voltage IOH = 5.0 mA, VDD = 2.5 V 2 V IOH = 6.6 mA, VDD = 3.3 V 2.64 V tR/tF Output Rise/Fall Time 20% to 80% of VOH – VOL, CL = 2 pF 0.5 1 ns ODC Output Duty Cycle 45 50 55 % PN-Floor Output Phase Noise Floor (fOFFSET > 10 MHz) Fout = 50 MHz –155 dBc/Hz Rout Output Impedance 40 50 60 Ω CL Maximum capacitive load Fout > 50 MHz 15 pF CL Maximum capacitive load Fout < 50 MHz 30 pF EN Input Characteristics VIL Input Low Voltage 0.6 V VIH Input High Voltage 1.3 V IIL Input Low Current EN = GND –40 µA IIH Input High Current EN = VDD 40 µA CIN Input Capacitance 2 pF LVPECL and LVDS Frequency Tolerance FT Total Frequency Stability Inclusive of: solder shift, initial tolerance, variation over –40 ℃ to 85℃, variation over rated supply voltage range, and 10 year aging at 25 ℃. ±25 ppm LVCMOS Frequency Tolerance FT Total Frequency Stability Inclusive of: solder shift, initial tolerance, variation over –40 ℃ to 105℃, variation over rated supply voltage range, and 10 year aging at 25 ℃. ±25 ppm PSRR Spur induced by 50 mV power supply ripple at 156.25MHz output, VDD = 2.5V/3.3 V Sine wave at 50 kHz –85 dBc Sine wave at 100 kHz –85 dBc Sine wave at 500 kHz –85 dBc Sine wave at 1 MHz –85 dBc Power-On Characteristics LMK6P, LMK6D, LMK6C SNAS826 – APRIL 2022 www.ti.com 8 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: LMK6P LMK6D LMK6C |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |