| Electronic Components Datasheet Search |
|
L5964 Datasheet(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L5964 Datasheet(HTML) 9 Page - STMicroelectronics |
|
9 / 16 page ![]() DB4679 Rev 1 9/16 L5964 Pins description 15 33 OCPSET1 IN Programmable OCP setting for DC/DC1. Pin floating sets the overcurrent threshold to 4A; shorted to AGND sets the threshold to 2 A. 34 PGOV2 OUT Over-voltage DC/DC2 signal. Open-drain output. 35 PGOV1 OUT Over-voltage DC/DC1 signal. Open-drain output. 36 PHASE1 OUT DC/DC1 power stage output (for external inductor and boot-strap capacitor connection). 37 PHASE1 OUT DC/DC1 power stage output (for external inductor and boot-strap capacitor connection). 38 BS1 OUT Boot-strap capacitor connection for DC/DC1. 39 VINBUCK1 SUPPLY DC/DC1 power supply connection. 40 VINBUCK1 SUPPLY DC/DC1 power supply connection. 41 FREQSET IN Programmable internal PWM frequency for DC/DC. Pin floating sets the frequency to 2M Hz; shorted to AGND sets the frequency to 250 kHz and inhibits FDIVISION. 42 TJTEST OUT Device junction temperature information. 43 PGLDO OUT LDO regulator Power good output. Open-drain output. 44 FB1 IN/OUT DC/DC1 Output feedback. Connected to error amplifier that compares the feedback voltage to the internal reference voltage. 45 COMP1 IN/OUT DC/DC1 Error amplifier output for compensation network connection. 46 PGTHLDO IN Power good threshold setting for LDO. Pin floating sets the threshold to 95% of VOUTLDO; shorted to AGND sets the threshold to 85% of VOUTLDO. 47 AGND GROUND Device analog ground. 48 SUB GROUND Device substrate ground. 49 TAB - Device slug connection. 50 N.C. - Not Connected. 51 WDI IN Watchdog input from Microcontroller. Internal Pull Down. 52 FBLDO IN/OUT LDO regulator output feedback. 53 VOUTLDO OUT LDO regulator output. 54 VINLDO SUPPLY LDO regulator power supply. 55 VBAT SUPPLY Dedicated high voltage supply for reference blocks. 56 HSD_EN OUT Enable signal for external High Side switch (active low). Only active in microcontroller mode, high impedance in normal mode. 57 TESTMODE IN TESTMODE pin, reserved use. Connect to ground. 58 WAKEL IN Wake-up signal to enable DC/DC1 in OR internally with ENBUCK1 pin (ignored in Normal Mode, active low in Microcontroller Mode). 59 ENLDO IN LDO regulator enable (active high). Table 2. LQFP64 pin list (continued) N# Pin name Pin type Pin description |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |