L9300 datasheet(180/182 Pages) STMICROELECTRONICS

180 / 182 page

List of figures

Figure 1.

Internal block diagram ............................................................... 4

Figure 2.

Internal block diagram with internal supply domain partitioning ................................... 5

Figure 3.

Pin out (exposed pad down top view, exposed pad up bottom view) ............................... 6

Figure 4.

Internal supply power-up timings....................................................... 12

Figure 5.

Wake up through WAKE pin .......................................................... 13

Figure 6.

Power down from WAKE pin.......................................................... 15

Figure 7.

Power down from power hold condition .................................................. 16

Figure 8.

Power down from not refreshing keep-alive bit ............................................. 17

Figure 9.

Device state block diagram .......................................................... 18

Figure 10.

VDD1 regulator circuit .............................................................. 20

Figure 11.

VDD2 linear or tracking regulator ...................................................... 23

Figure 12.

VDD3 linear regulator with external N-ch FET.............................................. 26

Figure 13.

VDD4 regulator linear configuration ..................................................... 29

Figure 14.

TRK regulators ................................................................... 32

Figure 15.

WSI control blocks ................................................................ 33

Figure 16.

WS compatibility .................................................................. 34

Figure 17.

Standstill operation when PWM two edges per tooth is selected ................................. 35

Figure 18.

Definition of speed pulse and data log bits ................................................ 36

Figure 19.

Signal monitoring: normal speed ....................................................... 36

Figure 20.

Signal monitoring: high Speed ........................................................ 37

Figure 21.

Signal monitoring: standstill .......................................................... 37

Figure 22.

Reset generation ................................................................. 43

Figure 23.

Reset power up/down .............................................................. 44

Figure 24.

VDD3 reset conditioning ............................................................ 44

Figure 25.

VDD4 reset conditioning ............................................................ 44

Figure 26.

Internal supply concept ............................................................. 47

Figure 27.

High–side and low–side configuration ................................................... 52

Figure 28.

Hardware control configuration ........................................................ 53

Figure 29.

Dither functionality ................................................................ 55

Figure 30.

Software mode filter time ............................................................ 57

Figure 31.

Software control loop configuration ..................................................... 57

Figure 32.

Driver timing chart HS_config=0, SW_cntr=1 .............................................. 58

Figure 33.

Driver timing chart HS_config=1, SW_cntr=1 .............................................. 58

Figure 34.

Driver behavior in short to GND condition: HS_config=1, SW_cntr=1, OVC_R=1...................... 61

Figure 35.

Driver behavior in short to battery condition: HS_config=1, SW_cntr=1, OVC_R=1 .................... 61

Figure 36.

LS configuration diagnostic .......................................................... 62

Figure 37.

HS configuration diagnostic .......................................................... 63

Figure 38.

Failsafe concept .................................................................. 68

Figure 39.

Pump PWM programming ........................................................... 69

Figure 40.

Pump motor concept ............................................................... 70

Figure 41.

Charge pump .................................................................... 72

Figure 42.

GPO driver...................................................................... 74

Figure 43.

PRUN WD block diagram............................................................ 78

Figure 44.

PRUN WD initialization ............................................................. 78

Figure 45.

WD time-out timings at power up ...................................................... 79

Figure 46.

WD enable/disable function .......................................................... 80

Figure 47.

WD PRUN over frequency detection .................................................... 81

Figure 48.

Reset latch block diagram ........................................................... 82

Figure 49.

Reset-Latch timing diagram .......................................................... 83

Figure 50.

WD block diagram................................................................. 85

Figure 51.

Monodirectional Timing check evolution .................................................. 86

Figure 52.

Bidirectional Timing check evolution .................................................... 86

L9300

List of figures

DS12258 - Rev 4

page 180/182

L9300 Datasheet(PDF) 180 Page - STMicroelectronics

L9300 Datasheet(HTML) 180 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL