Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AWG Datasheet(PDF) 3 Page - Logic Fruit Technologies

Part # AWG
Description  Arbitrary Waveform Generator
PDF  3 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LFTECH [Logic Fruit Technologies]
Direct Link  https://www.logic-fruit.com/
Logo LFTECH - Logic Fruit Technologies

AWG Datasheet(HTML) 3 Page - Logic Fruit Technologies

  AWG Datasheet HTML 1Page - Logic Fruit Technologies AWG Datasheet HTML 2Page - Logic Fruit Technologies AWG Datasheet HTML 3Page - Logic Fruit Technologies  
Zoom Inzoom in Zoom Outzoom out
 3 / 3 page
background image
806, 8th Floor BPTP
Park Centra Sector–30,
NH–8 Gurgaon – 122001
Haryana (India)
+91-0124 4643950
+1-408 718 9782
info@logic-fruit.com
us@logic-fruit.com
Analog Board
Digital to Analog
Converters
3 DACs; 2 connected to
RF Channels, 1 to IF
channel
DAC Resolution
16 bit, 1.2 GSPS
DAC Channels
Dual I&Q
Fixed Gain Amplifiers
2 nos., one connected
to each RF Channel
DAC Output
bandwidth
70 MHz, Configurable
Gain Amplification
14db
Digitally controlled
Attenuators
2 nos., one connected
to each RF Channel
IQ Modulators
2 nos.
External Clock input
Available
LMK Synthesizer
Dual PLL to generate
DAC’s clocks with
reference to external
Clock input
Status LED
- Power on/off status
- PLL lock status of
LMK Synthesizer
- Temperature Alarm
Digital Interface Board
FPGA
Kintex-7 XCK160T-
FFG676
Memory
4 GB DDR3 SODIMM
256 Mb SPI flash memory
Micro SD Card slot
support up to 8GB
Interfaces
1Gbps Ethernet,
connector-RJ-45
External PCIe Gen2-X4
High speed LVDS;
connector-FMC
UART Interface
Trigger inputs
Tx and Deramp trigger
inputs with level
translator circuitry
Configuration options
SPI Flash memory
JTAG configuration port
Software GUI
Status LED
Temperature threshold
alarm indicator FPGA
configuration status
Power supply status
Clock Generation
100 MHz clock connected
to analog board through
FMC connector.
Fixed 100MHz LVDS
clock input to FPGA
(differential).
Clock output
(debug mode)
120 MHz on SMA connector
LVDS Trigger outputs
On 2 SMA connectors for
debug mode
LVDS Trigger inputs
On 2 SMA connectors for
debug mode
Input & Outputs
IQ Waveform
output channels
2 channels with SMA
connectors
0 dBm output level
Trigger input
2 inputs, 3.3 V TTL
standard
Sinusoidal Clock input
10 to 140 MHz,
connector-SMA
External LO input
0 dBm, connector- SMA
LVDS trigger
2 Input/ Output with
level translator circuitry
Hardware
Power Supply input
240V AC @50Hz
Power Supply output
12V DC
Dimensions (LxWxH)
167x167mm x 52 mm



Html Pages

1 2 3


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com