| Electronic Components Datasheet Search |
|
CHY101D Datasheet(PDF) 2 Page - Power Integrations, Inc. |
|
|
|||||||||||||||||||||||||||||
CHY101D Datasheet(HTML) 2 Page - Power Integrations, Inc. |
|
2 / 10 page ![]() Rev. C 08/16 2 CHY101 www.power.com Pin Functional Description GROUND (GND) Pin: Ground. V1 Pin: Open Drain input of output voltage adjustment switch. Active for 9 V and 12 V output setting. Connection for optocoupler diode for primary-side latching OVP. V2 Pin: Open Drain input of output voltage adjustment switch. Active for 12 V output setting. Connection for optocoupler diode for primary-side latching OVP. OV Pin: Output overvoltage detection connected to the output through a sense resistor. BYPASS (BP) Pin: Connection point for an external bypass capacitor for the internally generated supply voltage. REFERENCE (R) Pin: Connected to internal band-gap reference. Provides reference current through connected resistor. PI-7207-011415 D Package (SO-8) OV GND V1 1 2 V2 3 4 8 7 6 5 BP R D+ D- Figure 3. Functional Block Diagram. Figure 4. Pin Configuration. + + + + + REFERENCE (R) 6 V 3.9 V 2 V 0.325 V 0.325 V 19.53 kΩ 2 V N3 N1 N2 N4 N5 D- D+ BYPASS (BP) V1 OV V2 GROUND (GND) S SET CLR R Q CONTROL LOGIC (LOOKUP TABLE) BANDGAP Q PI-7206-011415 IV1(OV) IV1(TH) DATA LINE (D+) Pin: USB D+ data line input. DATA LINE (D-) Pin: USB D- data line input. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |