Electronic Components Datasheet Search
  English  ▼

X  

XRT84L38 Datasheet(PDF) 9 Page - Exar Corporation

Part # XRT84L38
Description  OCTAL T1/E1/J1 FRAMER
PDF  451 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT84L38 Datasheet(HTML) 9 Page - Exar Corporation

Back Button XRT84L38 Datasheet HTML 5Page - Exar Corporation XRT84L38 Datasheet HTML 6Page - Exar Corporation XRT84L38 Datasheet HTML 7Page - Exar Corporation XRT84L38 Datasheet HTML 8Page - Exar Corporation XRT84L38 Datasheet HTML 9Page - Exar Corporation XRT84L38 Datasheet HTML 10Page - Exar Corporation XRT84L38 Datasheet HTML 11Page - Exar Corporation XRT84L38 Datasheet HTML 12Page - Exar Corporation XRT84L38 Datasheet HTML 13Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 451 page
background image
áç
áç
áç
áç
XRT84L38
OCTAL T1/E1/J1 FRAMER
REV. 1.0.0
VI
FIFTEENTH OCTET OF 16.384MBIT/S DATA STREAM ................................................................................. 253
SIXTEENTH OCTET OF 16.384MBIT/S DATA STREAM ................................................................................. 253
Figure 57. Interfacing XRT84L38 to local Terminal Equipment using 16.384Mbit/s Data Bus 254
Figure 58. Timing Diagram of Input signals to the Framer when running at Bit-multiplexed
16.384Mbit/s ...................................................................................................................... 254
FIRST OCTET OF 16.384MBIT/S DATA STREAM ......................................................................................... 255
NINTH OCTET OF 16.384MBIT/S DATA STREAM ........................................................................................ 255
ELEVENTH OCTET OF 16.384MBIT/S DATA STREAM .................................................................................. 255
THIRTEENTH OCTET OF 16.384MBIT/S DATA STREAM ............................................................................... 255
FIFTEENTH OCTET OF 16.384MBIT/S DATA STREAM ................................................................................. 256
TENTH OCTET OF 16.384MBIT/S DATA STREAM ........................................................................................ 256
TWELFTH OCTET OF 16.384MBIT/S DATA STREAM .................................................................................... 256
FOURTEENTH OCTET OF 16.384MBIT/S DATA STREAM .............................................................................. 256
SIXTEENTH OCTET OF 16.384MBIT/S DATA STREAM ................................................................................. 256
Figure 59. Interfacing XRT84L38 to local Terminal Equipment using 16.384Mbit/s Data Bus 257
Figure 60. Timing Diagram of Input signals to the Framer when running at HMVIP 16.384Mbit/s
257
FIRST OCTET OF 16.384MBIT/S DATA STREAM ......................................................................................... 258
NINTH OCTET OF 16.384MBIT/S DATA STREAM ........................................................................................ 259
ELEVENTH OCTET OF 16.384MBIT/S DATA STREAM .................................................................................. 259
THIRTEENTH OCTET OF 16.384MBIT/S DATA STREAM ............................................................................... 259
FIFTEENTH OCTET OF 16.384MBIT/S DATA STREAM ................................................................................. 259
TENTH OCTET OF 16.384MBIT/S DATA STREAM ........................................................................................ 259
TWELFTH OCTET OF 16.384MBIT/S DATA STREAM .................................................................................... 260
FOURTEENTH OCTET OF 16.384MBIT/S DATA STREAM .............................................................................. 260
SIXTEENTH OCTET OF 16.384MBIT/S DATA STREAM ................................................................................. 260
Figure 61. Interfacing XRT84L38 to local Terminal Equipment using H.100 16.384Mbit/s Data Bus
261
Figure 62. Timing Diagram of Input signals to the Framer when running at H.100 16.384Mbit/s .
261
6.0 The E1 Transmit Section ...................................................................................................................... 262
6.1 THE E1 TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK ............................................................... 262
6.1.1 Description of the Transmit Payload Data Input Interface Block ............................................ 262
6.1.2 Brief Discussion of the Transmit Payload Data Input Interface Block Operating at XRT84V24 Com-
patible 2.048Mbit/s mode ................................................................................................................ 262
TRANSMIT INTERFACE CONTROL REGISTER (TICR) (INDIRECT ADDRESS = 0XN0H, 0X20H) ....................... 262
CLOCK SELECT REGISTER (CSR) (INDIRECT ADDRESS = 0XN0H, 0X00H) ................................................ 263
TRANSMIT INTERFACE CONTROL REGISTER (TICR) (INDIRECT ADDRESS = 0XN0H, 0X20H) ....................... 264
Figure 63. Interfacing XRT84L38 to local terminal equipment with TxSerClk_n as Transmit Tim-
ing Source ......................................................................................................................... 266
Figure 64. Waveforms of the signals that connect the Transmit Payload Data Input Interface
Block to the local Terminal Equipment with the Transmit Serial clock being the timing
source of the Transmit Section ....................................................................................... 267
CLOCK SELECT REGISTER (CSR) (INDIRECT ADDRESS = 0XN0H, 0X00H) ................................................ 268
Figure 65. Interfacing XRT84L38 to local terminal equipment with OSCCLK driven divided clock
as transmit timing source ................................................................................................ 269
Figure 66. Waverforms of the signals connecting the Transmit Payload Data Input Interface
block to the local Terminal Equipment with the OSCCLK driven divided clock as the tim-
ing source of the Transmit Section ................................................................................. 270
CLOCK SELECT REGISTER (CSR) (INDIRECT ADDRESS = 0XN0H, 0X00H) ................................................ 271
Figure 67. Interfacing XRT84L38 to local terminal equipment with recovered receive line clock
as transmit timing source ................................................................................................ 272
6.1.3 Brief Discussion of the Transmit High-Speed Back-Plane Interface ...................................... 273
Figure 68. Waverforms of the signals connecting the Transmit Payload Data input interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com