| Electronic Components Datasheet Search |
|
74AHC273 Datasheet(PDF) 13 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
74AHC273 Datasheet(HTML) 13 Page - NXP Semiconductors |
|
13 / 20 page ![]() 1999 Sep 01 13 Philips Semiconductors Product specification Octal D-type flip-flop with reset; positive-edge trigger 74AHC273; 74AHCT273 handbook, full pagewidth MNA202 GND GND th th tsu tsu VM (1) VM (1) VM (1) VI VI Qn OUTPUT CP INPUT Dn INPUT Fig.8 The data set-up and hold times for the data input (Dn). The shaded areas indicate when the input is permitted to change for predicable output performance. FAMILY VI INPUT REQUIREMENTS VM INPUT VM OUTPUT AHC GND to VCC 50% VCC 50% VCC AHCT GND to 3.0 V 1.5 V 50% VCC Fig.9 Load circuitry for switching times. handbook, full pagewidth open GND VCC VCC VI VO MNA183 D.U.T. CL RT 1000 Ω PULSE GENERATOR S1 TEST S1 tPLH/tPHL open tPLZ/tPZL VCC tPHZ/tPZH GND Definitions for test circuit. CL = load capacitance including jig and probe capacitance (See Chapter “AC characteristics”). RL = load resistance. RT = termination resistance should be equal to the output impedance Zo of the pulse generator. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |