Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

74F112 Datasheet(PDF) 5 Page - NXP Semiconductors

Part # 74F112
Description  Dual J-K negative edge-triggered flip-flop
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74F112 Datasheet(HTML) 5 Page - NXP Semiconductors

  74F112 Datasheet HTML 1Page - NXP Semiconductors 74F112 Datasheet HTML 2Page - NXP Semiconductors 74F112 Datasheet HTML 3Page - NXP Semiconductors 74F112 Datasheet HTML 4Page - NXP Semiconductors 74F112 Datasheet HTML 5Page - NXP Semiconductors 74F112 Datasheet HTML 6Page - NXP Semiconductors 74F112 Datasheet HTML 7Page - NXP Semiconductors 74F112 Datasheet HTML 8Page - NXP Semiconductors 74F112 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
Philips Semiconductors
Product specification
74F112
Dual J-K negative edge-triggered flip-flop
February 9, 1990
5
AC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL
PARAMETER
TEST
CONDITION
VCC = +5.0V
Tamb = +25°C
CL = 50pF
RL = 500Ω
VCC = +5.0V ± 10%
Tamb = 0°C to +70°C
CL = 50pF
RL = 500Ω
VCC = +5.0V ± 10%
Tamb = –40°C to +85°C
CL = 50pF
RL = 500Ω
UNIT
MIN
TYP
MAX
MIN
MAX
MIN
MAX
fMAX
Maximum clock frequency
Waveform 1
85
100
80
80
MHz
tPLH
tPHL
Propagation delay
CP to Qn or Qn
Waveform 1
2.0
2.0
5.0
5.0
6.5
6.5
2.0
2.0
7.5
7.5
2.0
2.0
7.5
7.5
ns
tPLH
tPHL
Propagation delay
SDn, RD to Qn or Qn
Waveform 2,3
2.0
2.0
4.5
4.5
6.5
6.5
2.0
2.0
7.5
7.5
1.5
1.5
7.5
7.5
ns
AC SETUP REQUIREMENTS
LIMITS
SYMBOL
PARAMETER
TEST
CONDITION
VCC = +5.0V
Tamb = +25°C
CL = 50pF
RL = 500Ω
VCC = +5.0V ± 10%
Tamb = 0°C to +70°C
CL = 50pF
RL = 500Ω
VCC = +5.0V ± 10%
Tamb = –40°C to +85°C
CL = 50pF
RL = 500Ω
UNIT
MIN
TYP
MAX
MIN
MAX
MIN
MAX
tS(H)
tS((L)
Setup time, High or Low
Jn, Kn to CP
Waveform 1
4.0
3.5
5.0
4.0
5.0
4.0
ns
th(H)
th(L)
Hold time, High or Low
Jn, Kn to CP
Waveform 1
0.0
0.0
0.0
0.0
0.0
0.0
ns
tW(H)
tW(L)
CP Pulse width
High or Low
Waveform 1
4.5
4.5
5.0
5.0
5.0
5.0
ns
tW(L)
SDn, RD Pulse width
Low
Waveform 2,3
4.5
5.0
5.0
ns
tREC
Recovery time
SDn, RD to CP
Waveform 2,3
4.5
5.0
5.0
ns
AC WAVEFORMS
For all waveforms, VM = 1.5V.
VM
VM
CPn
VM
VM
VM
VM
VM
VM
ts(H)
th(H)
Jn, Kn
Qn
VM
tw(L)
fmax
ts(L)
th(L)
VM
VM
tPLH
Qn
tw(H)
tPHL
tPHL
tPLH
SF00107
The shaded areas indicate when the input is permitted to change for predictable output performance.
Waveform 1.
Propagation Delay for Data to Output, Data Setup Time and Hold Times, and Clock Pulse Width



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com