Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

UPSD325X Datasheet(PDF) 83 Page - STMicroelectronics

Part # UPSD325X
Description  Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD325X Datasheet(HTML) 83 Page - STMicroelectronics

Back Button UPSD325X Datasheet HTML 79Page - STMicroelectronics UPSD325X Datasheet HTML 80Page - STMicroelectronics UPSD325X Datasheet HTML 81Page - STMicroelectronics UPSD325X Datasheet HTML 82Page - STMicroelectronics UPSD325X Datasheet HTML 83Page - STMicroelectronics UPSD325X Datasheet HTML 84Page - STMicroelectronics UPSD325X Datasheet HTML 85Page - STMicroelectronics UPSD325X Datasheet HTML 86Page - STMicroelectronics UPSD325X Datasheet HTML 87Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 176 page
background image
83/176
µPSD325X DEVICES
DDC INTERFACE
The basic DDC unit consists of an I2C interface
and 256 bytes of SRAM for DDC data storage. The
8032 core is responsible of loading the contents of
the SRAM with the DDC data. The DDC unit has
the following features:
s
Supports both DDC1 and DDC2b Modes.
s
Features 256 bytes of DDC data - initialized by
the 8032
s
Supports fully automatic operation of DDC1 and
DDC2b Modes
s
DDC operates in Slave Mode only.
s
SW Interrupt Mode available (existing design)
The interface signals for the DDC can be mapped
to pins in Port 4. The interface consists of the stan-
dard VSYNC (P4.2), SDA (P4.0) and SCL (P4.1)
DDC signals. The conceptual block diagram is il-
lustrated in Figure 43.
Figure 40. DDC Interface Block Diagram
AI06628
INT
DDCCON
INTR (from SISTA)
Initialization Synchronization
DDCADR
Address Pointer
RAM
Buffer
RAMBUF
VSYNCEN
DDC1 Transmitter
DDCDAT
DDC1 Hold Register
DDC1/DDC2
Detection
SISTA
SICON
SCL1
SDA1
Bus Clock Generator
Arbitration Logic
S1DAT
S1ADR1
S1ADR0
Shift Register
DDC2B/DDC2AB
DDC2B+Interface
Monitor Address
Monitor Address
7
10
XX
EX_
DAT
SW
ENB
DDC1
INT
DDC1
EN
SWH
INT
M0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com