Electronic Components Datasheet Search
  English  ▼

X  

AM68AX Datasheet(PDF) 126 Page - Texas Instruments

Part # AM68AX
Description  AM68Ax Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM68AX Datasheet(HTML) 126 Page - Texas Instruments

Back Button AM68AX Datasheet HTML 122Page - Texas Instruments AM68AX Datasheet HTML 123Page - Texas Instruments AM68AX Datasheet HTML 124Page - Texas Instruments AM68AX Datasheet HTML 125Page - Texas Instruments AM68AX Datasheet HTML 126Page - Texas Instruments AM68AX Datasheet HTML 127Page - Texas Instruments AM68AX Datasheet HTML 128Page - Texas Instruments AM68AX Datasheet HTML 129Page - Texas Instruments AM68AX Datasheet HTML 130Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 251 page
background image
J7VCL_ELCH_05
T0
T1
T2
T3
T4
Valid Configuration
T0
T1
T2
T3
VDDSHV0_MCU, VDDSHV1_MCU, VDDSHV2_MCU
(2)
(VDDSHV0, VDDSHV1, VDDSHV2, VDDSHV3,
VDDSHV4, VDDSHV5 , VDDSHV6) ,VDDA_3P3_USB
(4)
(2)
(5)
(VDDA_MCU_PLLGRP0, VDDA_MCU_TEMP, VDDA_ADC_MCU,
VDDA_POR_WKUP, VDDA_WKUP)
(6)
VDD MCU
VDD MCU WAKE
VDDAR MCU
_
,
_
_
1,
_
(9)
VDD CORE VDD WAKE
VDDA
P
SERDES
_
,
_
0,
_0 8_
,
_0 8_
_ ,
_0 8_
VDDA
P
SERDES C VDDA
P
USB
VDDAR CORE VDDAR CPU
_
,
_
MCU_PORz
(10)(11)
PORz
(10)(11)
OSC1_XI, OSC1_XO
WKUP_LFOSC0_XI, WKUP_LFOSC0_XO
(optional)
WKUP_OSC0_XI, WKUP_OSC0_XO
(optional)
VDDS DDR BIAS VDDS DDR VDDS DDR C
_
_
,
_
,
_
_
(VDDSHV0_MCU, VDDSHV1_MCU, VDDSHV2_MCU)
(3)
(VDDSHV0, VDDSHV1, VDDSHV2, VDDSHV3,
VDDSHV4, VDDSHV5, VDDSHV6)
(3) VDDS_MMC0
(VDDA_OSC1, VDDA_PLLGRP8,
VDDA_PLLGRP6, VDDA_PLLGRP4,
VDDA_PLLGRP0, VDDA_TEMP1, VDDA_TEMP0)
(7)
VDD_CPU
T4
(VDDA_1P8_SERDES, VDDA_1P8_USB)
(7)
(
_0 8_
_
,
_0 8_
_
0)
VDDA
P
PLL DDR VDDA
P
DLL MMC
(8)
MCU_BOOTMODE[9:0], BOOTMODE[7:0]
(10)
Active
Active
Entry into MCU only
MCU only
Exit from MCU only
T
Δ1
Figure 7-7. Independent MCU and Main Domains, Entry and Exit of MCU Only Sequencing
7.10.2.7 Independent MCU and Main Domains, Entry and Exit of DDR Retention State
Entry into DDR Retention state is accomplished by executing a power down sequence except for the 4 DDR
domains that remain energized. Exit from DDR Retention state is accomplished by executing a power up
sequence with the 3 DDR domains remaining energized throughout the sequence.
AM68A
SPRSP91 – FEBRUARY 2023
www.ti.com
126
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: AM68A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com