| Electronic Components Datasheet Search |
|
AM68AX Datasheet(PDF) 215 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM68AX Datasheet(HTML) 215 Page - Texas Instruments |
|
215 / 251 page ![]() 7.10.5.17.2.6 UHS–I DDR50 Mode Table 7-78 and Figure 7-94 present switching characteristics for MMC1/2 – UHS-I DDR50 Mode. Table 7-78. MMC1/2 Switching Characteristics – UHS-I DDR50 Mode see Figure 7-94 NO. PARAMETER MIN MAX UNIT fop(clk) Operating frequency, MMC[x]_CLK 40 MHz DDR505 tc(clk) Cycle time, MMC[x]_CLK 25 ns DDR506 tw(clkH) Pulse duration, MMC[x]_CLK high 9.2 ns DDR507 tw(clkL) Pulse duration, MMC[x]_CLK low 9.2 ns DDR508 td(clkH-cmdV) Delay time, MMC[x]_CLK rising edge to MMC[x]_CMD transition 1.12 3.46 ns DDR509 td(clk-dV) Delay time, MMC[x]_CLK transition to MMC[x]_DAT[3:0] transition 1.12 6.12 ns A. x = 1, 2 for MMC1 and MMC2 MMC[x] CLK _ MMC[x] CMD _ MMC[x] DAT3 _ [ :0] DDR508 DDR509 DDR509 DDR505 DDR506 DDR507 Figure 7-94. MMC1/2 – UHS-I DDR50 – Transmit Mode www.ti.com AM68A SPRSP91 – FEBRUARY 2023 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 215 Product Folder Links: AM68A |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |