| Electronic Components Datasheet Search |
|
74HCT401 Datasheet(PDF) 3 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
74HCT401 Datasheet(HTML) 3 Page - NXP Semiconductors |
|
3 / 11 page ![]() December 1990 3 Philips Semiconductors Product specification 8-bit synchronous BCD down counter 74HC/HCT40102 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC − 1.5 V ORDERING INFORMATION See “74HC/HCT/HCU/HCMOS Logic Package Information”. PIN DESCRIPTION PIN NO. SYMBOL NAME AND FUNCTION 1 CP clock input (LOW-to-HIGH, edge-triggered) 2 MR asynchronous master reset input (active LOW) 3 TE terminal enable input 4, 5, 6, 7, 10, 11, 12, 13 P0 to P7 jam inputs 8 GND ground (0 V) 9 PL asynchronous preset enable input (active LOW) 14 TC terminal count output (active LOW) 15 PE synchronous preset enable input (active LOW) 16 VCC positive supply voltage Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |