Electronic Components Datasheet Search
  English  ▼

X  

74HC594 Datasheet(PDF) 8 Page - NXP Semiconductors

Part # 74HC594
Description  8-bit shift register with output register
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC594 Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button 74HC594 Datasheet HTML 2Page - NXP Semiconductors 74HC594 Datasheet HTML 3Page - NXP Semiconductors 74HC594 Datasheet HTML 4Page - NXP Semiconductors 74HC594 Datasheet HTML 5Page - NXP Semiconductors 74HC594 Datasheet HTML 6Page - NXP Semiconductors 74HC594 Datasheet HTML 7Page - NXP Semiconductors 74HC594 Datasheet HTML 8Page - NXP Semiconductors 74HC594 Datasheet HTML 9Page - NXP Semiconductors 74HC594 Datasheet HTML 10Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 8 / 10 page
background image
December 1991
8
Philips Semiconductors
Product specification
8-bit shift register with output register
74HC/HCT594
DC CHARACTERISTICS FOR
74HCT
For the DC characteristics, see
“74HC/HCT/HCU/HCMOS Logic
Family Specifications”.
Output capability: parallel outputs,
bus driver; serial output, standard.
ICC category: MSI.
Note to HCT types
The value of additional quiescent
supply current (
∆I
CC) for a unit load of
1 is given in the family specifications.
To determine
∆ICC per input, multiply
this value by the unit load coefficient
shown in the following table.
INPUT
UNIT LOAD
COEFFICIENT
Ds
0.25
SHR
1.50
SHCP
1.50
STCP
1.50
STR
1.50
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF.
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
+25
−40 to +85 −40 to +125
VCC
(V)
WAVEFORMS
min.
typ. max. min.
max.
min.
max.
tPHL/tPLH
propagation delay
SHCP to Q7’
−
18
32
−
40
−
48
ns
4.5
Fig.7
propagation delay
STCP to Qn
−
18
32
−
40
−
48
ns
4.5
Fig.8
tPHL
propagation delay
SHR to Q7’
−
17
30
−
38
−
45
ns
4.5
Fig.11
propagation delay
STR to Qn
−
17
30
−
38
−
45
ns
4.5
Fig.12
tW
shift clock pulse width
HIGH or LOW
16
4
−
20
−
24
−
ns
4.5
Fig.7
storage clock pulse
width HIGH or LOW
16
4
−
20
−
24
−
ns
4.5
Fig.8
shift and storage reset
pulse width HIGH or
LOW
16
6
−
20
−
24
−
ns
4.5
Fig.11 and Fig.12
tsu
set-up time Ds to SHCP
20
4
−
25
−
30
−
ns
4.5
Fig.9
set-up time
SHR to STCP
20
6
−
25
−
30
−
ns
4.5
Fig.10
set-up time
SHCP to STCP
20
7
−
25
−
30
−
ns
4.5
Fig.8
th
hold time Ds to SHCP
5
−3
−
6
−
7
−
ns
4.5
Fig.9
trem
removal time
SHR to SHCP,
STR to STCP
10
−5
−
13
−
15
−
ns
4.5
Fig.11 and Fig.12
fmax
maximum clock
frequency
SHCP or STCP
30
92
−
24
−
20
−
MHz
4.5
Fig.7 and Fig.8



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com