ADM1064 datasheet(3/32 Pages) AD

3 / 32 page

ADM1064

Rev. 0 | Page 3 of 32

GENERAL DESCRIPTION

(continued from Page 1)

The device also provides up to ten programmable inputs for

monitoring under, over, or out-of-window faults on up to ten

supplies. In addition, ten programmable outputs can be used as

logic enables. Six of them can also provide up to a 12 V output

for driving the gate of an N-channel FET, which can be placed

in the path of a supply.

The logical core of the device is a sequencing engine. This state-

machine-based construction provides up to 63 different states.

This design enables very flexible sequencing of the outputs,

based on the condition of the inputs.

The device is controlled via configuration data that can be

programmed into an EEPROM. The whole configuration can

be programmed using an intuitive GUI-based software package

provided by ADI.

GPI SIGNAL

CONDITIONING

SFD

GPI SIGNAL

CONDITIONING

SFD

SELECTABLE

ATTENUATOR

SELECTABLE

ATTENUATOR

DEVICE

CONTROLLER

OSC

EEPROM

SDA SCL

SMBus

INTERFACE

REFOUT

REFIN

AUX1

AUX2

REFGND

VREF

12-BIT

SAR ADC

ADM1064

CONFIGURABLE

O/P DRIVER

(HV)

PDO1

PDO2

PDOGND

PDO3

VCCP

GND

PDO4

PDO5

PDO8

PDO9

CONFIGURABLE

O/P DRIVER

(HV)

PDO6

CONFIGURABLE

O/P DRIVER

(LV)

PDO7

CONFIGURABLE

O/P DRIVER

(LV)

PDO10

SEQUENCING

ENGINE

VX2

VX3

VX4

VP2

VP3

VP4

VP1

VX1

AGND

VX5

VDDCAP

VDD

ARBITRATOR

REG 5.25V

CHARGE PUMP

Figure 2. Detailed Block Diagram

ADM1064 Datasheet(PDF) 3 Page - Analog Devices

ADM1064 Datasheet(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL