Electronic Components Datasheet Search
  English  ▼

X  

P80C31UFAA Datasheet(PDF) 25 Page - NXP Semiconductors

Part # P80C31UFAA
Description  80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless low voltage 2.7V.5.5V, low power, high speed 33 MHz
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P80C31UFAA Datasheet(HTML) 25 Page - NXP Semiconductors

Back Button P80C31UFAA Datasheet HTML 21Page - NXP Semiconductors P80C31UFAA Datasheet HTML 22Page - NXP Semiconductors P80C31UFAA Datasheet HTML 23Page - NXP Semiconductors P80C31UFAA Datasheet HTML 24Page - NXP Semiconductors P80C31UFAA Datasheet HTML 25Page - NXP Semiconductors P80C31UFAA Datasheet HTML 26Page - NXP Semiconductors P80C31UFAA Datasheet HTML 27Page - NXP Semiconductors P80C31UFAA Datasheet HTML 28Page - NXP Semiconductors P80C31UFAA Datasheet HTML 29Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 38 page
background image
Philips Semiconductors
Product specification
80C51/87C51/80C31
80C51 8-bit microcontroller family
4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V),
low power, high speed (33 MHz)
2000 Jan 20
25
EXPLANATION OF THE AC SYMBOLS
Each timing symbol has five characters. The first character is always
‘t’ (= time). The other characters, depending on their positions,
indicate the name of a signal or the logical status of that signal. The
designations are:
A – Address
C – Clock
D – Input data
H – Logic level high
I – Instruction (program memory contents)
L – Logic level low, or ALE
P – PSEN
Q – Output data
R– RD signal
t – Time
V – Valid
W– WR signal
X – No longer a valid logic level
Z – Float
Examples: tAVLL = Time for address valid to ALE low.
tLLPL =Time for ALE low to PSEN low.
tPXIZ
ALE
PSEN
PORT 0
PORT 2
A0–A15
A8–A15
A0–A7
A0–A7
tAVLL
tPXIX
tLLAX
INSTR IN
tLHLL
tPLPH
tLLIV
tPLAZ
tLLPL
tAVIV
SU00006
tPLIV
Figure 14. External Program Memory Read Cycle
ALE
PSEN
PORT 0
PORT 2
RD
A0–A7
FROM RI OR DPL
DATA IN
A0–A7 FROM PCL
INSTR IN
P2.0–P2.7 OR A8–A15 FROM DPF
A0–A15 FROM PCH
tWHLH
tLLDV
tLLWL
tRLRH
tLLAX
tRLAZ
tAVLL
tRHDX
tRHDZ
tAVWL
tAVDV
tRLDV
SU00025
Figure 15. External Data Memory Read Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com