Electronic Components Datasheet Search
  English  ▼

X  

QL2007 Datasheet(PDF) 2 Page - List of Unclassifed Manufacturers

Part # QL2007
Description  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

QL2007 Datasheet(HTML) 2 Page - List of Unclassifed Manufacturers

  QL2007 Datasheet HTML 1Page - List of Unclassifed Manufacturers QL2007 Datasheet HTML 2Page - List of Unclassifed Manufacturers QL2007 Datasheet HTML 3Page - List of Unclassifed Manufacturers QL2007 Datasheet HTML 4Page - List of Unclassifed Manufacturers QL2007 Datasheet HTML 5Page - List of Unclassifed Manufacturers QL2007 Datasheet HTML 6Page - List of Unclassifed Manufacturers QL2007 Datasheet HTML 7Page - List of Unclassifed Manufacturers QL2007 Datasheet HTML 8Page - List of Unclassifed Manufacturers QL2007 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
QL2007
3-26
The QL2007 is a 7,000 usable ASIC gate, 11,000 usable PLD gate member
of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique
combination of architecture, technology, and software tools to provide high
speed, high usable density, low price, and flexibility in the same devices.
The flexibility and speed make pASIC 2 devices an efficient and high
performance silicon solution for designs described using HDLs such as
Verilog and VHDL, as well as schematics.
The QL2007 contains 480 logic cells.
With 174 maximum I/Os, the
QL2007 is available in 84-pin PLCC, 144-pin TQFP, and 208-pin PQFP
packages.
Software support for the complete pASIC families, including the QL2007, is
available through three basic packages. The turnkey QuickWorks
®
package
provides the most complete FPGA software solution from design entry to
logic synthesis (by Synplicity, Inc.), to place and route, to simulation. The
QuickTools
TM and QuickChipTM packages provide a solution for designers
who use Cadence, Mentor, Synopsys, Viewlogic, Veribest, or other third-
party tools for design entry, synthesis, or simulation.
Total of 174 I/O Pins
- 166 bidirectional input/output pins, PCI-compliant at 5.0V
in -1/-2 speed grades
- 4 high-drive input-only pins
- 4 high-drive input/distributed network pins
Four Low-Skew (less than 0.5ns) Distributed Networks
- Two array networks available to logic cell flip-flop clock, set, and
reset - each driven by an input-only pin
- Two global clock/control networks available to F1 logic input, and
logic cell flip-flop clock, set, reset; input and I/O register clock, reset,
enable; and output enable controls - each driven by an input-only pin,
or any input or I/O pin, or any logic cell output or I/O cell feedback
High Performance
- Input + logic cell + output delays under 6 ns
- Datapath speeds exceeding 225 MHz
- Counter speeds over 200 MHz
PRODUCT
SUMMARY
FEATURES



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com