Electronic Components Datasheet Search
  English  ▼

X  

APR11/D Datasheet(PDF) 27 Page - NXP Semiconductors

Part # APR11/D
Description  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

APR11/D Datasheet(HTML) 27 Page - NXP Semiconductors

Back Button APR11/D Datasheet HTML 23Page - NXP Semiconductors APR11/D Datasheet HTML 24Page - NXP Semiconductors APR11/D Datasheet HTML 25Page - NXP Semiconductors APR11/D Datasheet HTML 26Page - NXP Semiconductors APR11/D Datasheet HTML 27Page - NXP Semiconductors APR11/D Datasheet HTML 28Page - NXP Semiconductors APR11/D Datasheet HTML 29Page - NXP Semiconductors APR11/D Datasheet HTML 30Page - NXP Semiconductors APR11/D Datasheet HTML 31Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 101 page
background image
DSP56001A
RESET, Stop, Mode Select, and Interrupt Timing
MOTOROLA
DSP56001A/D, Rev. 1
2-9
22 Delay from General-Purpose
Output Valid to Interrupt
Request Deassertion for Level-
Sensitive Fast Interrupts (See
Note 3)—If Second Interrupt
Instruction is:
Single Cycle
Two Cycles
TL – 46
2
× T
C +
TL – 46
TL – 37
2
× T
C +
TL – 37
ns
ns
23 Synchronous Interrupt Setup
Time from IRQA, IRQB
Assertion to the second CKOUT
transition
19
TC - 816TC - 6
ns
24 Synchronous Interrupt Delay
Time from the second CKOUT
transition to the First External
Address Output Valid caused
by the First Instruction Fetch
after coming out of Wait State
13
× T
C +
TH + 6
13
× T
C +
TH + 23
13
× T
C +
TH + 5
13
× T
C +
TH + 19
ns
25 Duration for IRQA Assertion to
Recover from Stop State
19—16—
ns
26 Delay from IRQA Assertion to
Fetch of First Interrupt
Instruction (when exiting ‘Stop’)
(See Note 1)
Internal Crystal
Oscillator Clock, OMR
Bit 6 = 0
Stable External Clock,
OMR Bit 6 = 1
65548
× T
C
20
× T
C
65548
× T
C
20
× T
C
ns
ns
27 Duration of Level-Sensitive
IRQA Assertion to ensure
interrupt service (when exiting
‘Stop’) (See Note 1)
Internal Crystal
Oscillator Clock, OMR
Bit 6 = 0
Stable External Clock,
OMR Bit 6 = 1
65534
× T
C +
TL
6
× T
C
+ TL
65534
× T
C +
TL
6
× T
C
+ TL
ns
ns
Table 2-8
Reset, Stop, Mode Select, and Interrupt Timing (27/33 MHz) (Continued)
Num
Characteristics
27 MHz
33 MHz
Unit
Min
Max
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com