Electronic Components Datasheet Search
  English  ▼

X  

APR16/D Datasheet(PDF) 33 Page - NXP Semiconductors

Part # APR16/D
Description  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

APR16/D Datasheet(HTML) 33 Page - NXP Semiconductors

Back Button APR16/D Datasheet HTML 29Page - NXP Semiconductors APR16/D Datasheet HTML 30Page - NXP Semiconductors APR16/D Datasheet HTML 31Page - NXP Semiconductors APR16/D Datasheet HTML 32Page - NXP Semiconductors APR16/D Datasheet HTML 33Page - NXP Semiconductors APR16/D Datasheet HTML 34Page - NXP Semiconductors APR16/D Datasheet HTML 35Page - NXP Semiconductors APR16/D Datasheet HTML 36Page - NXP Semiconductors APR16/D Datasheet HTML 37Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 101 page
background image
DSP56001A
Host I/O (HI) Timing
MOTOROLA
DSP56001A/D, Rev. 1
2-15
39 HR/W Low Setup Time Before
HEN Assertion
0—0—
ns
40 HR/W Low Hold Time After
HEN Deassertion
4—4—
ns
41 HR/W High Setup Time to
HEN Assertion
0—0—
ns
42 HR/W High Hold Time After
HEN/HACK Deassertion
4—4—
ns
43 HA0-HA2 Setup Time Before
HEN Assertion
0—0—
ns
44 HA0-HA2 Hold Time After
HEN Deassertion
4—4—
ns
45 DMA HACK Assertion to
HREQ Deassertion (See Note 5)
4
46
4
46
ns
46 DMA HACK Deassertion to
HREQ Assertion (See Notes 5, 6)
for DMA RXL Read
for DMA TXL Write
all other cases
tHSDL + TC +
TH + 4
tHSDL + TC +
4
4
tHSDL + TC +
TH + 4
tHSDL + TC +
4
4
ns
ns
ns
47 Delay from HEN Deassertion to
HREQ Assertion for RXL Read
(See Notes 5, 6)
tHSDL + TC +
TH + 4
—tHSDL + TC +
TH + 4
—ns
48 Delay from HEN Deassertion to
HREQ Assertion for TXL Write
(See Notes 5, 6)
tHSDL + TC +
4
—tHSDL + TC +
4
—ns
49 Delay from HEN Assertion to
HREQDeassertion for RXL
Read, TXL Write (See Notes 5, 6)
4
70
4
65
ns
Note:
1.
Host synchronization delay (tHSDL) is the time period required for the DSP56001 to sample any
external asynchronous input signal, determine whether it is high or low, and synchronize it to the
DSP56001 internal clock.
2.
See Host Port Considerations in the section on Design Considerations.
3.
This timing must be adhered to only if two consecutive writes to the TXL are executed without
polling TXDE or HREQ.
4.
This timing must be adhered to only if two consecutive reads from one of these registers are executed
without polling the corresponding status bits or HREQ.
5.
HREQ is pulled up by a 1 k
Ω resistor.
6.
Specifications are periodically sampled and not 100% tested.
7.
May decrease to 0 ns for future versions.
Table 2-9
Host I/O Timing (Continued)(27/33 MHz) (Continued)
Num
Characteristics
27 MHz
33 MHz
Unit
Min
Max
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com