| Electronic Components Datasheet Search |
|
AM79C901AVIT Datasheet(PDF) 81 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C901AVIT Datasheet(HTML) 81 Page - Advanced Micro Devices |
|
81 / 90 page ![]() Am79C901A 81 PR ELI M IN AR Y AC CHARACTERISTICS (CONTINUED) 1 Mbps HomePNA Clock Timing (MII) Note: During AID interval, RX_CLK and TX_CLK stop for up to 140 µs. Figure 15. 1 Mbps HomePNA Clock Timing (MII) No. Symbol Parameter Description Clock Period Unit Idle (excluding IPG time) 74 tPER TX_CLK, RX_CLK period 2333.34 ns 75 tPWH TX_CLK, RX_CLK pulse width HIGH 1165 ns 76 tPWL TX_CLK, RX_CLK pulse width LOW 1168 ns Preamble (first 64 bits of TX MAC frame) 74 tPER TX_CLK, RX_CLK period 933.33 ns 75 tPWH TX_CLK, RX_CLK pulse width HIGH 466 ns 76 tPWL TX_CLK, RX_CLK pulse width LOW 467 ns Data (throughout the data phase) 74 tPER TX_CLK, RX_CLK period 933 ns - 40 µs 75 tPWH TX_CLK, RX_CLK pulse width HIGH 466 ns - 40 µs 76 tPWL TX_CLK, RX_CLK pulse width LOW 467 ns - 40 µs IPG (96 bit times following CRS falling edge) 74 tPER TX_CLK, RX_CLK period 933.33 ns 75 tPWH TX_CLK, RX_CLK pulse width HIGH 466 ns 76 tPWL TX_CLK, RX_CLK pulse width LOW 467 ns TX_CLK, RX_CLK 74 76 75 22304B-39 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |