Nexperia

74LVC273

Octal D-type flip-flop with reset; positive-edge trigger

12. Abbreviations

Table 10. Abbreviations

Acronym

Description

CDM

Charged Device Model

CMOS

Complementary Metal-Oxide Semiconductor

DUT

Device Under Test

ESD

ElectroStatic Discharge

HBM

Human Body Model

MM

Machine Model

TTL

Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID

Release date Data sheet status

Change notice Supersedes

74LVC273 v.8

20210831

Product data sheet

-

74LVC273 v.7

Modifications:

• Type number 74LVC273DB (SOT339-1/SSOP20) removed.

74LVC273 v.7

20200828

Product data sheet

-

74LVC273 v.6

Modifications:

• The format of this data sheet has been redesigned to comply with the identity

guidelines of Nexperia.

• Legal texts have been adapted to the new company name where appropriate.

• Section 1 updated.

• Table 4: Derating values for Ptot total power dissipation updated.

• Fig. 11: Package outline drawing SOT764-1 (DHVQFN20) updated.

74LVC273 v.6

20121231

Product data sheet

-

74LVC273 v.5

Modifications:

• General description changed (errata).

74LVC273 v.5

20121206

Product data sheet

-

74LVC273 v.4

Modifications:

• The format of this data sheet has been redesigned to comply with the new identity

guidelines of NXP Semiconductors.

• Legal texts have been adapted to the new company name where appropriate.

• Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage

ranges.

74LVC273 v.4

20040312

Product specification

-

74LVC273 v.3

74LVC273 v.3

20031030

Product specification

-

74LVC273 v.2

74LVC273 v.2

19980520

Product specification

-

74LVC273 v.1

74LVC273 v.1

19960606

Product specification

-

-

74LVC273

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 8 — 31 August 2021

12 / 14