CS4237B datasheet(39/114 Pages) CIRRUS

39 / 114 page

0 - Mono

1 - Stereo

C/L, FMT1, and FMT0 bits set the audio data format

as shown below. In MODE 1, FMT1,

which is forced low, FMT0, and C/L

are used for both playback and cap-

ture. In MODEs 2 and 3, these bits

are only used for playback, and the

capture format is independently se-

lected via register I28. MCE (R0) or

PMCE (I16) must be set to modify

the upper four bits of this register.

See

Changing Audio Data Formats

section for more details.

FMT1

†

FMT0

C/L

Audio Data Format

Linear, 8-bit unsigned

µ-Law, 8-bit companded

Linear, 16-bit two’s

complement, Little Endian

A-Law, 8-bit companded

RESERVED

ADPCM, 4-bit, IMA compatible

Linear, 16-bit two’s

complement, Big Endian

RESERVED

† FMT1 is not available in MODE 1 (forced to 0).

Interface Configuration (I9)

Default = 00x01000

CPIO

PPIO

res

CAL1

CAL0

SDC

CEN

PEN

Playback Enable. This bit enables

playback. The WSS Codec will

generate a DRQ and respond to

DACK signal when this bit is en-

abled and PPIO=0. If PPIO=1, PEN

enables PIO playback mode. PEN

may be set and reset without setting

the MCE bit.

0 - Playback Disabled (playback DRQ

and PIO inactive)

1 - Playback Enabled

CEN

Capture Enabled. This bit enables the

capture of data. The WSS Codec

will generate a DRQ and respond to

DACK signal when CEN is enabled

and CPIO=0. If CPIO=1, CEN en-

ables PIO capture mode. CEN may

be set and reset without setting the

MCE bit.

0 - Capture Disabled (capture DRQ

and PIO inactive)

1 - Capture Enabled

SDC

Single DMA Channel: This bit will force

BOTH capture and playback DMA re-

quests to occur on the Playback

DMA channel. This bit forces the

WSS Codec to use one DMA chan-

nel. Should both capture and

playback be enabled in this mode,

only the playback will occur. See the

DMA Interface section for further ex-

planation.

0 - Dual DMA channel mode

1 - Single DMA channel mode

CAL1,0

Calibration: These bits determine

which type of calibration the WSS

Codec performs whenever the Mode

Change Enable (MCE) bit, R0,

changes from 1 to 0. The number of

sample periods required for calibra-

tion is listed in parenthesis.

0 - No calibration (0)

1 - Converter calibration (321)

2 - DAC calibration (120)

3 - Full calibration (450)

PPIO

Playback PIO Enable: This bit deter-

mines whether the playback data is

transferred via DMA or PIO.

0 - DMA transfers

1 - PIO transfers

CPIO

Capture PIO Enable: This bit deter-

mines whether the capture data is

transferred via DMA or PIO.

0 - DMA transfers

1 - PIO transfers

DS213PP4

CS4237B

CS4237B Datasheet(PDF) 39 Page - Cirrus Logic

CS4237B Datasheet(HTML) 39 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL