Electronic Components Datasheet Search
  English  ▼

X  

CDB5321 Datasheet(PDF) 7 Page - Cirrus Logic

Part # CDB5321
Description  Evaluation Board
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB5321 Datasheet(HTML) 7 Page - Cirrus Logic

Back Button CDB5321 Datasheet HTML 3Page - Cirrus Logic CDB5321 Datasheet HTML 4Page - Cirrus Logic CDB5321 Datasheet HTML 5Page - Cirrus Logic CDB5321 Datasheet HTML 6Page - Cirrus Logic CDB5321 Datasheet HTML 7Page - Cirrus Logic CDB5321 Datasheet HTML 8Page - Cirrus Logic CDB5321 Datasheet HTML 9Page - Cirrus Logic CDB5321 Datasheet HTML 10Page - Cirrus Logic CDB5321 Datasheet HTML 11Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
Figures 5 and 6 illustrate the logic used to drive
connections at header JP6 (Rev. B Board) or J2
(Rev. C Board).
The Rev. C evaluation board can directly inter-
face to the CDBCAPTURE board through
connector J2. A D-type Flip-Flop must be added
in the patch area of the Rev. B evaluation board
to enable it to interface to the CDBCAPTURE
board. The CDBCAPTURE can be used to per-
form FFT analysis and noise histograms.
Tables 1 and 2 illustrate the DIP switch posi-
tions of switches S3 and S4. The switch
positions with asterisks indicate preferred set-
tin gs fo r driving th e inte rfac e on the
CDBCAPTURE system.
The CS5322 filter should be set up for hardware
mode (H/S on switch S4 open). DIP switch S4
can then be used to select the desired output
word rate.
After the selection on the DECA,
DECB, and DECC positions of the S4 DIP
switch, the S2 RESET switch must be activated,
followed by the S1 SYNC switch (unless these
signals are controlled via the J1 and J3 header
signals).
Figure 7 illustrates the component layout of the
board while figures 8 and 9 illustrate the board
layout (not to scale).
Using the Evaluation Board
Connect the appropriate power supplies to the
binding posts of the board. Twist the +5V digi-
tal supply lead with the digital ground lead from
the board to the supply. Also twist the supply
leads for the analog voltages. Use a high quality
power supply which is low in noise and line fre-
quency(50/60 Hz) interference.
Power up the supplies. Then connect a coaxial
cable from the analog BNC to the signal source.
Note that the performance of the A/D converter
chip set will exceed the capability of most signal
generators, with respect to noise, distortion, and
line frequency interference.
SCLK
SOD
DRDYD
+5V
+5V
J2
10
10
µF
+
+5 V
R4
C5
DRDYD
SOD
SCLK
14
2
3
14
4
13
D
CL
Q
D
CL
U10 74HC74
12
11
Q
10
7
+5
+5
+5
+5
5
1
DRDY
SCLK
SOD
From
Figure 4
98
56
13
12
1
2
11
10
3
4
U4 74HC04
Figure 6. Serial Latch Interface on CDB5321 (Rev C) board.
CDB5321
DS88DB2
21



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com