CS3308 datasheet(35/44 Pages) CIRRUS

35 / 44 page

DS702F1

CS3308

7.5.2

Zero-Crossing Mode (Bits 1:0)

Default = 01

Function:

These bits control the Zero-Crossing detection mode as shown in Table 9. Refer to the “Zero-Cross-

ing Modes” section on page 22 for more information.

7.6

Channel Power - Address 0Dh

7.6.1

Power Down Channel X (Bit 0 - 7)

Default = 0

Function:

Each respective channel will enter a low-power state whenever this bit is set. A channel’s power-down

bit must be cleared for normal operation to occur.

7.7

Master Power - Address 0Eh

7.7.1

Power Down All (Bit 0)

Default = 1

Function:

The device will enter a low-power state whenever this bit is set. The power-down bit is set by default

and must be cleared before normal operation can occur. The control registers remain accessible, and

their contents are retained while the device is in power-down.

ZCMode[1:0]

Zero-Crossing Mode

Volume changes take effect immediately.

Volume changes take effect on a signal zero-crossing. If a zero-crossing is not detected

before the period specified by the TimeOut[2:0] bits has elapsed, the volume change will be

implemented immediately when the time-out period elapses. If the volume setting is

changed again before the original volume change has been implemented, the original

change will be discarded, the time-out period will be reset, and the new volume setting will

take effect when a zero-crossing is detected or the time-out period elapses.

Volume changes take effect on a signal zero-crossing. If a zero-crossing is not detected

before the period specified by the TimeOut[2:0] bits has elapsed, the volume change will be

implemented immediately when the time-out period elapses. If the volume setting is

changed again before the original volume change has been implemented, the original vol-

ume change will be implemented immediately upon reception of the new volume change

command, the time-out period will be reset, and the new volume setting will take effect when

a zero-crossing is detected or the time-out period elapses.

Reserved

Table 9. Zero-Crossing Mode Settings

432

PDN8

PDN7

PDN6

PDN5

PDN4

PDN3

PDN2

PDN1

432

Reserved

PDN_ALL

CS3308 Datasheet(PDF) 35 Page - Cirrus Logic

CS3308 Datasheet(HTML) 35 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL