Nexperia

74HC3G04; 74HCT3G04

Triple inverter

5. Functional diagram

mna720

1A

1Y

1

7

2A

2Y

3

5

3A

3Y

6

2

Fig. 1. Logic symbol

7

1

1

1

5

3

mna721

1

2

6

Fig. 2. IEC logic symbol

mna110

A

Y

Fig. 3. Logic diagram (one gate)

6. Pinning information

6.1. Pinning

74HC3G04

74HCT3G04

1A

VCC

3Y

1Y

2A

3A

GND

2Y

001aai257

1

2

3

4

6

5

8

7

Fig. 4. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8)

6.2. Pin description

Table 3. Pin description

Symbol

Pin

Description

1A, 2A, 3A

1, 3, 6

data input

GND

4

ground (0 V)

1Y, 2Y, 3Y

7, 5, 2

data output

VCC

8

supply voltage

7. Functional description

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level.

Input

Output

nA

nY

L

H

H

L

74HC_HCT3G04

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2018. All rights reserved

Product data sheet

Rev. 5 — 26 November 2018

2 / 12