| Electronic Components Datasheet Search |
|
TAS5000 Datasheet(PDF) 16 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS5000 Datasheet(HTML) 16 Page - Texas Instruments |
|
16 / 25 page ![]() 2–6 • Left channel is received when LRCLK is low. • Right channel is received when LRCLK is high. • SDIN is sampled with the rising edge of SCLK. 2.8.3 MSB Left Justified Serial Interface Format (for 16 bits) MSB LSB MSB LSB SCLK LRCLK = Fs SDIN Left Channel Right Channel Figure 2–8. MSB Left Justified Serial Interface Format Note the following characteristics of this protocol. • Left channel is received when LRCLK is high. • Right channel is received when LRCLK is low. • The SDIN data is justified to the leading edge of the LRCLK. • SDIN is sampled with the rising edge of SCLK. 2.8.4 DSP Compatible Serial Interface Format (for 16 bits) SCLK LRCLK = Fs SDIN Left Channel (MSB = 15) Right Channel (MSB = 15) 15 14 13 0 15 14 13 0 Figure 2–9. DSP Compatible Serial Interface Format Note the following characteristics of this protocol. • Serial data is sampled with the falling edge of SCLK. 2.9 PWM Outputs Designed to be used with TAS5100. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |