Electronic Components Datasheet Search
  English  ▼

X  

M41T94 Datasheet(PDF) 12 Page - STMicroelectronics

Part # M41T94
Description  Serial Real Time Clock with 44Bytes NVRAM and Reset
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M41T94 Datasheet(HTML) 12 Page - STMicroelectronics

Back Button M41T94 Datasheet HTML 8Page - STMicroelectronics M41T94 Datasheet HTML 9Page - STMicroelectronics M41T94 Datasheet HTML 10Page - STMicroelectronics M41T94 Datasheet HTML 11Page - STMicroelectronics M41T94 Datasheet HTML 12Page - STMicroelectronics M41T94 Datasheet HTML 13Page - STMicroelectronics M41T94 Datasheet HTML 14Page - STMicroelectronics M41T94 Datasheet HTML 15Page - STMicroelectronics M41T94 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 40 page
background image
Operation
M41T94
12/40
3
Operation
The M41T94 clock operates as a slave device on the SPI serial bus. Each memory device is
accessed by a simple serial interface that is SPI bus compatible. The bus signals are SCL,
SDI and SDO (see Table 1 on page 8 and Figure 5 on page 9). The device is selected when
the Chip Enable input (E) is held low. All instructions, addresses and data are shifted serially
in and out of the chip. The most significant bit is presented first, with the data input (SDI)
sampled on the first rising edge of the clock (SCL) after the Chip Enable (E) goes low. The
64 bytes contained in the device can then be accessed sequentially in the following order:
1st Byte: tenths/hundredths of a second register
2nd Byte: seconds register
3rd Byte: minutes register
4th Byte: century/hours register
5th Byte: day register
6th Byte: date register
7th Byte: month register
8th Byte: year register
9th Byte: Control register
10th Byte: Watchdog register
11th - 16th Bytes: Alarm registers
17th - 19th Bytes: reserved
20th Byte: Square Wave register
21st - 64th Bytes: user RAM
The M41T94 clock continually monitors VCC for an out-of tolerance condition. Should VCC
fall below VPFD, the device terminates an access in progress and resets the device address
counter. Inputs to the device will not be recognized at this time to prevent erroneous data
from being written to the device from a an out-of-tolerance system. When VCC falls below
VSO, the device automatically switches over to the battery and powers down into an ultra low
current mode of operation to conserve battery life. As system power returns and VCC rises
above VSO, the battery is disconnected, and the power supply is switched to external VCC.
Write protection continues until VCC reaches VPFD (min) plus tREC (min). For more
information on Battery Storage Life refer to Application Note AN1012.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com