Electronic Components Datasheet Search
  English  ▼

X  

LTM4643 Datasheet(PDF) 24 Page - Analog Devices

Part # LTM4643
Description  20VIN, 15A Step-Down DC/DC μModule Regulator
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTM4643 Datasheet(HTML) 24 Page - Analog Devices

Back Button LTM4643 Datasheet HTML 20Page - Analog Devices LTM4643 Datasheet HTML 21Page - Analog Devices LTM4643 Datasheet HTML 22Page - Analog Devices LTM4643 Datasheet HTML 23Page - Analog Devices LTM4643 Datasheet HTML 24Page - Analog Devices LTM4643 Datasheet HTML 25Page - Analog Devices LTM4643 Datasheet HTML 26Page - Analog Devices LTM4643 Datasheet HTML 27Page - Analog Devices LTM4643 Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 30 page
background image
LTM4638
24
Rev. C
For more information www.analog.com
APPLICATIONS INFORMATION
curves in the Typical Performance Characteristics section
andadjustedwiththeaboveambienttemperaturemultipli-
cative factors. The printed circuit board is a 1.6mm thick
4-layer board with two ounce copper for the two outer
layers and one ounce copper for the two inner layers. The
PCB dimensions are 95mm × 76mm.
Safety Considerations
The LTM4638 modules do not provide galvanic isolation
from VIN to VOUT. There is no internal fuse. If required,
a slow blow fuse with a rating twice the maximum input
current needs to be provided to protect each unit from
catastrophic failure. The device does support thermal
shutdown and over current protection.
Layout Checklist/Example
The high integration of LTM4638 makes the PCB board
layoutverysimpleandeasy.However,tooptimizeitselectri-
cal and thermal performance, some layout considerations
are still necessary.
• Use large PCB copper areas for high current paths,
including VIN, GND and VOUT. It helps to minimize the
PCB conduction loss and thermal stress.
• Place high frequency ceramic input and output capaci-
tors next to the VIN, PGND and VOUT pins to minimize
high frequency noise.
• Place a dedicated power ground layer underneath the
unit.
Figure 22. Recommended PCB Layout
VIN
VOUT
4638 F22
GND
• To minimize the via conduction loss and reduce module
thermal stress, use multiple vias for interconnection
between top layer and other power layers.
• Do not put via directly on the pad, unless they are
capped or plated over.
• Use a separated SGND ground copper area for com-
ponents connected to signal pins. Connect the SGND
to GND underneath the unit.
• Bring out test points on the signal pins for monitoring.
• KeepseparationbetweenCLKIN,CLKOUTandFREQpin
traces to minimize possibility of noise due to crosstalk
between these signals.
Figure22givesagoodexampleoftherecommendedlayout.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com