Electronic Components Datasheet Search
  English  ▼

X  

AT89C5131A-RDTIL Datasheet(PDF) 98 Page - ATMEL Corporation

Part # AT89C5131A-RDTIL
Description  8-bit Flash Microcontroller with Full Speed USB Device
PDF  185 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5131A-RDTIL Datasheet(HTML) 98 Page - ATMEL Corporation

Back Button AT89C5131A-RDTIL Datasheet HTML 94Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 95Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 96Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 97Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 98Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 99Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 100Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 101Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 102Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 185 page
background image
98
AT89C5131A-L
4338E–USB–06/06
Reset Value = 00X0 XXXXb
Not Bit addressable
Serial Peripheral Data Register
(SPDAT)
The Serial Peripheral Data Register (Table 76) is a read/write buffer for the receive data
register. A write to SPDAT places data directly into the shift register. No transmit buffer is
available in this model.
A Read of the SPDAT returns the value located in the receive buffer and not the content
of the shift register.
Table 76. SPDAT Register
SPDAT - Serial Peripheral Data Register (0C5H)
Reset Value = Indeterminate
R7:R0: Receive data bits
SPCON, SPSTA and SPDAT registers may be read and written at any time while there
is no on-going exchange. However, special care should be taken when writing to them
while a transmission is on-going:
•
Do not change SPR2, SPR1 and SPR0
•
Do not change CPHA and CPOL
•
Do not change MSTR
•
Clearing SPEN would immediately disable the peripheral
•
Writing to the SPDAT will cause an overflow
2-
Reserved
The value read from this bit is indeterminate. Do not set this bit
1-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
0-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Bit
Number
Bit
Mnemonic Description
Table 2.
76
54
32
1
0
R7
R6
R5
R4
R3
R2
R1
R0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com