Electronic Components Datasheet Search
  English  ▼

X  

AMC130M02DFMR Datasheet(PDF) 53 Page - Texas Instruments

Part # AMC130M02DFMR
Description  AMC130M02 2-Channel, 64-kSPS, Simultaneous-Sampling, 16-Bit, Reinforced Isolated Delta-Sigma ADC With Integrated DC/DC Converter
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AMC130M02DFMR Datasheet(HTML) 53 Page - Texas Instruments

Back Button AMC130M02DFMR Datasheet HTML 49Page - Texas Instruments AMC130M02DFMR Datasheet HTML 50Page - Texas Instruments AMC130M02DFMR Datasheet HTML 51Page - Texas Instruments AMC130M02DFMR Datasheet HTML 52Page - Texas Instruments AMC130M02DFMR Datasheet HTML 53Page - Texas Instruments AMC130M02DFMR Datasheet HTML 54Page - Texas Instruments AMC130M02DFMR Datasheet HTML 55Page - Texas Instruments AMC130M02DFMR Datasheet HTML 56Page - Texas Instruments AMC130M02DFMR Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 88 page
background image
8.6.3 MODE Register (Address = 02h) [Reset = 0510h]
Return to the Summary Table.
Figure 8-33. MODE Register
15
14
13
12
11
10
9
8
RESERVED
REG_CRC_EN
RX_CRC_EN
CRC_TYPE
RESET
WLENGTH[1:0]
R/W-00b
R/W-0b
R/W-0b
R/W-0b
R/W-1b
R/W-01b
7
6
5
4
3
2
1
0
RESERVED
TIMEOUT
DRDY_SEL[1:0]
DRDY_HiZ
DRDY_FMT
R/W-000b
R/W-1b
R/W-00b
R/W-0b
R/W-0b
Table 8-17. MODE Register Field Descriptions
Bit
Field
Type
Reset
Description
15:14
RESERVED
R/W
00b
Reserved
Always write 00b
13
REG_CRC_EN
R/W
0b
Register map CRC enable
0b = Disabled
1b = Enabled
12
RX_CRC_EN
R/W
0b
SPI input CRC enable
0b = Disabled
1b = Enabled
11
CRC_TYPE
R/W
0b
SPI input and output, register map CRC type
0b = 16-bit CCITT
1b = 16-bit ANSI
10
RESET
R/W
1b
Reset
Write 0b to clear the RESET bit in the STATUS register
0b = No reset
1b = Reset occurred
9:8
WLENGTH[1:0]
R/W
01b
Data word length selection
00b = 16 bits
01b = 24 bits
10b = 32 bits; LSB zero padding
11b = 32 bits; MSB sign extension
7:5
RESERVED
R/W
000b
Reserved
Always write 000b
4
TIMEOUT
R/W
1b
SPI timeout enable
0b = Disabled
1b = Enabled
3:2
DRDY_SEL[1:0]
R/W
00b
DRDY pin signal source selection
00b = Most lagging enabled channel
01b = Logic OR of all the enabled channels
10b = Most leading enabled channel
11b = Most leading enabled channel
1
DRDY_HiZ
R/W
0b
DRDY pin state when conversion data are not available
0b = Logic high
1b = High impedance
0
DRDY_FMT
R/W
0b
DRDY signal format when conversion data are available
0b = Logic low
1b = Low pulse with a fixed duration
www.ti.com
AMC130M02
SBASAN9 – SEPTEMBER 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
53
Product Folder Links: AMC130M02



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com